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This thesis describes a design for a multi-computer conmunication 
system using a shared memory. The design is implemented using the 
Motorola EXORset 30/IB35 developnent systems. The primary use for the 
shared memory is· to act as a message center similar to a mailbox, 
where each computer can leave messages for other computers and also 
pick up messages from other computers. Status word residing in the 
shared memory, 
of the mailbox. 
called semaphore, are used to indicate the condition 
Each computer polls unique semaphores associated with 
unique message transfers when requesting to send a message or to 
receive a message. 
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Multi-computer systems are often called distributed intelligence 
computer systems (Russo 1979). These systems are modular in nature 
with each subsystem similar in hardware but customized in software. A 
multi-computer system improves the system performance by partitioning 
the overall function into a number of tasks that each computer can 
handle individually. 
The corrununication between computers is governed by designer 
defined protocols or procedures which control the timing and format of 
data transmission. A protocol is a strictly defined procedure for 
interaction across an interface or through a comnunication facility 
(Davis et al. 1979). A useful kind of corrununication is a two-way 
interaction, rather than a monologue, so that the receiver may respond 
if the message is not understood. 
The design alternatives for the corrununication network involve at 
least the following three areas (Thurber, Masson 1979): 
1. Message and packet switch design: the implementation of the 
system conmunication structure using comnunication processors 
performing either message- or packet-switching functions, such 
as ARPANET and ETHERNET. 
2. Circuit switch design: 
comnunication structure 
division multiplexing. 
the implementation of the system 
using the crossbar-switch or time-
2 
3. Bus or path design: the implementation of the system 
communication structure using dedicated links, shared buses, or 
shared memory. 
The Motorola EXORset 30/0535 systems, which are MC6809 microprocessor 
based 8-bit computers, will be used to implement this multi-computer 
communication system with shared memory. This communication system 
consists of a number of computers connected through a controller and 
multiplexed data and address buses to a shared memory unit. Each 
computer can access the private resources on its local buses and 
also access the shared memory via the shared buses. Only one computer 
can corrmunicate with the shared memory at any given time. If no other 
computer is utilizing the shared memory, the requesting computer will 
be granted access irrmediately. However, if the shared memory unit is 
occupied, then the others must wait. Also, if more than one computer 
requests access to the shared memory at the same time, bus arbitration 
is performed to resolve this contention by arbitrarily assigning each 
computer a fixed priority. 
The primary use of the shared memory is to act as a message 
center, similar to a mailbox. Each computer can leave messages for 
other computers and can also take messages intended for it. The 
status word in the shared memory, called a semaphore, is used to 
indicate the condition of each mailbox. 
If the ith computer wishes to send a message to the jth 
computer, it must first check the i to j semaphore to ascertain if the 
i to j space is available. The semaphore is a software-controlled 
flag that is stored in a unique shared memory location to indicate 
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mailbox status. If mailbox space is available, the ith computer sets 
the semaphore to indicate a busy sending and then stores a message in 
the appropriate mailbox for the jth computer. After the ith computer 
has placed the message into the shared memory mailbox for the 
computers i and j, it modifies the i to j semaphore to indicate that a 
message is ready. Only computers i or j may scan this unique 
senaphore to ascertain its status. Once computer j determines a 
message is available, it sets the semaphore to indicate it is taking a 
message. It then takes the message from the mailbox and modifies the 
semaphore to indicate a message ready. 
CHAPTER II 
EXORset DEVELOPMENT SYSTEM 
The EXORset developnent system, an MC6809-based system, has a 
main controller module and a floppy disk controller module. The 
EXORbug monitor controls the keyboard and the display operations and 
also offers debugging facilities. The XDOS operating system allows 
users to interact, with the system and manage files by entering 
corrnnands. Thus, the EXORset developnent system allows users to edit 
and debug the software for the M6800 family (Motorola 1980a, 1980b, 
1982a). 
A typical bus timing diagram of a J'YC6809 is shown in Appendix A. 
A 4 MHZ external crystal is connected to a M:6809 to generate an 
internal master clock. This unmeasurable master clock is used by the 
MC6809's controller to generate control signals which are needed for 
·the MPU, Memories and I/O devices. E and Q are primary timing control 
signals from the M:6809. Typically, E and Q are in quadrature, and Q 
leads E as shown in Appendix A. 
There is one important timing control signal for the EXORset 
system which is not mentioned in the Motorola EXORset 30/IE35 User's 
Manual. This unmentioned signal called MEMCLK, is generated by the 
CRT controller to control the CRT display circuitry. MEMCLK is a 
separately derived clock signal whose phase is controlled by a phase 
lock loqp. This allows M~LK and E to be nearly in phase. Normally, 
4 
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E and MEM:Il< have the same period. MEMCLK leads E by about 40 ns at 
the leading edge of E, and MFJvlCLK follows E at the trailing edge of E 
by about 20 ns. However, when a slow device is accessed, E and Q are 
stretched. Hence the clock signal MEMCLK has a fixed period 
corresponding to the nonstretched E period. When E and MErvr::LK are 
high, the CPU uses the data bus. When MEMCLK is low, the CRT 
controller can use the data bus. The timing relationship of E, Q and 
MEMCLK is shown in Figure 1. 
The memory ready control (MRDY) input signal is provided by 
EXORset systems to make the CPU wait on a slow device. When MRDY is 
low, E and Q will be stretched in integral multiples of quarter bus 
cycles (250 · ns intervals) (Motorola 1983). The timing diagram in 
Figure 1 shows that when MRDY is low, E and Q are stretched but MEMCLK 
is not affected. Thus, E and MEM:::LK may become out of phase after E 
has been stretched and may cause the EXORset system to malfunction. 
Motorola EXORset 30/IE35 systems have E and MEM:LK phase lock loop 
control circuitry. If one wishes to use MRDY, then additional 
circuitry is required to sense the phase of E and MEMCLK, and 
prevent system crash when E and MEMCLK start to drift more than 50 
ns out of phase in response to the Motorola-supplied phase lock loop. 
Stretching of E in response to MRDY is shown in Figure 1. Besides the 
features already mentioned, the EXORset system also has some other 
features which will be briefly discussed. 
One of the EXORset developnent system features puts the EXORset 






















































































































on the keypad, the IRQ* interrupt line is then excerised by the 
EXORset system. This allows the system to enter an operating system 
mode. 
Another feature of the M:6809 is the software interrupt-related 
instruction called SYNC, which refers to synchronization with an 
external event. Invoking the SYNC instruction pauses CPU execution by 
multiples of full E periods (1 microsecond), and enters a wait state 
until the IRQ* line is active-low. The IRQ* interrupt clears the SYNC 
wait, and either continues to the next instruction if IRQ* is masked 
with a bit 1, or enters an interrupt service routine if IRQ* is masked 
with a bit 0. 
CHAPrER III 
HARDWARE FUNCTIONAL DESCRIPTICN 
The multi-computer corrununication system shown in Figure 2 
consists of three major functions: 
1. INTF CNTRL: Multiplexes the data bus, address 
control signals between each EXORset system 
memory via the shared memory controller. 
bus and control 
and the shared 
2. SHARED MEMORY CNTRL: Controls the shared memory access from the 
the local buses and selects the highest priority request for a 
shared memory access. 
3. SHARED MEMORY: Stores messages as its primary function. 
Interface Controller 
One interface controller is required for each communicating 
computer. The hardware modular block diagram shown in Figure 3 
demonstrates a block diagram for the interface controller. It 
consists of a bus interface, memory ready control logic, phase 
detector and pulse shaper, and IRQ*/SYNC control logic. 
The interface controller performs the following functions: 
1. Captures valid data, address and the read/write* control signal 
from the EXORset system for the shared memory. 
2. Generates a shared memory access request signal to the shared 
memory controller. 
3. Multiplexes captured valid data and address to the shared memory 
in response to a grant signal from the shared memory controller. 
4. Captures the valid data from the shared memory at the completion 
of the access, and multiplexes this data to the local bus in 









































































































































































































































































































































































































































































































































































































































































5. Synchronizes appropriate control signals to the "request-granted" 
CPU to avoid a system crash after a shared memory access is 
completed. 
Shared Memory Controller 
The shared memory controller consists of a clock generator and 
control logic. The clock generator provides the timing for all the 
signals needed in the shared memory controller. The control logic 
generates all control signals needed for a valid shared memory access. 
The functions of the shared memory controller are described as 
follows: 
1. Services new requests when the shared memory is available. 
2. Resolves priority among several requests. 
3. Selects the request and read/write* control signals from the 
highest priority "requesting" CPU. 
4. Generates a grant signal for the highest priority "requesting" 
CPU. 
5. Controls the multiplexing of valid data, address and the 
read/write* control signal of the "request-granted" CPU to the 
shared memory device. 
6. Generates a shared memory device select control signal, with a 
sufficient duration to allow a valid shared memory access. 
7. Notifies the "request-granted" CPU that the shared memory access 
is completed. 
Shared Memory 
The primary function of the shared memory is to store messages. 
Each computer has a unique block of fixed physical addresses for 
sending or receiving a message from every other computer. The first 
12 
word of each fixed block is the semaphore which can be accessed by 
either the unique sender or the unique receiver. 
This semaphore acts as a flag to indicate the status of the 
message block. Thus, the semaphore has been designed to indicate the 
following message conditions: 
1. Message is ready for the receiver. 
2. The last message received is correct. 
ready for a new message. 
Therefore, the space is 
3. A receiver is in the process of receiving a message. 
4. A sender is in the process of sending a message. 





This chapter describes the multi-computer conrounication system's 
hardware. The following organization is used to present the 
information: 
1. Each module in Figure 3 is expanded to the integrated circuits 
level in figures 4 through 12. 
2. The functional description of Chapter III is then correlated with 
the schematics, figures 4 through 12. 
3. The operation of each module in Figure 3 is described in detail 
by means of integrated circuits in schematics and the associated 
timing diagrams. Since a large number of schematics and timing 
diagrams are required to illustrate the detail operation of this 
multi-computer communication system, all the figures are grouped 
at the end of this chapter for easy reference. 
The multi-computer communication system's hardware, shown in 
Figure 3, consists of six modules. They are as follows: 
1. Bus interface module (figures 4 and 5). 
2. Memory ready control logic module (Figure 6). 
3. Phase detector and pulse shaper logic module (Figure 7). 
4. IRQ*/SYNC control logic module (Figure 8). 
5. Shared memory controller module (figures 9, 10 and 11). 
6. Shared memory module (Figure 12). 
Figures 4 and 5 illustrate the hardware for performing the the 
first four functions of the interface controller. The functions are 
as follows: 
13 
1. Capture valid data, address and the read/write* control 





2. Generate a shared memory access request signal to the shared 
memory controller. 
3. Multiplex the local buses of the "requesting" CPU to the shared 
buses in response to the grant signal. 
4. Capture the valid data from the shared memory when the access is 
completed, and multiplex this data to the local bus in reponse 
to the grant signal and when MEMCLK is high. 
Figures 6, 7 and 8 illustrate the last function of the interface 
controller. That is synchronizing appropriate control signals to the 
"request-granted" CPU to avoid a system crash after a shared memory 
access is completed. Figure 6 shows how MRDY and MEMCLK 
synchronization functions are accomplished. Once MRDY and MEMCLK are 
in phase, then E and MEMCLK are forced to be in phase at the begining 
of the next instruction cycle. Figure 7 logic detects the phase shift 
between E and MEMCLK. The output of Figure 7, PDPS, controls IRQ* 
from an interface controller (Figure 8) if a shared memory access is 
requested. This way, the program execution can continue only when E 
and MEMCLK are in phase. 
A clock generator that provides the timing for all signals needed 
by the shared memory controller is illustrated in Figure 9. The 
hardware that accomplished the shared memory controller functions are 
illustrated in figures 10 and 11. They are as follows: 
1. Service new requests when the shared memory is available. 
2. Arbitrate the priority of multiple requests. 
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3. Select the request and read/write* control signals from the 
highest priority "requesting" CPU. 
4. Control the multiplexing of valid address and data of the 
"request~·-granted" CPU to the shared memory device. 
5. Generate control signals to the shared memory device for a valid 
memory access. 
6. Notify the "request-granted" CPU of the completion of memory 
access. 
Each computer has a unique fixed physical address for sending or 
receiving a message from every other computer. Figure 12 illustrates 
that each 128-byte RAM is shared by two computers, and each computer 
can access two RAMs when three computers are implemented in this 
communication system. Figure 13 shows the physical address partitions 
for the three computers. 
The detailed hardware description is presented in the following 
sections. The shared memory controller module is described first 
since it generates all control signals needed for a valid shared 
memory access. The shared memory module is described next. 
·Finally, four modules in the interface controller are described. 
Shared Memory Controller Module 
The shared memory controller module consists of a clock 
generator and control logic. Figure 9 is a schematic of the clock 
generator which provides three phases of a free-running clock, CKl, 
CK2 and CK3. This clock generator provides the timing needed by the 
shared memory controller. Figure 14 illustrates the relative phases 
of CKl, CK2 and CK3. Figures 10 and 11 are schematics of the control 
16 
logic for the shared memory controller and will be explained 
individually. 
The integrated circuits in Figure 10 perform the following 
functions: 
1. U7 latches a set of new requests when shared memory is available 
(i.e., LEl is high). Each new request (REQS0* through REQS6*) 
from a "requesting" CPU is generated in an interface controller 
which will be described in the later section. 
2. Priority is arbitrately assigned to each computer. UB is a 
priority encoder which selects the highest priority request from 
these latched requests and generates the priority address. 
3. U9 decodes the priority address and generates an active-low 
priority grant signal to the the highest priority request. The 
output signals (PGNT0* through PGNT6*) from the priority decoder 
are captured by Ul0 if LEl pulse exists prior to CK2 (i.e., LE2 
is high). These latched grant signals are GGNT0* through GGNT6*. 
4. Ul2 latches the selected request (SREQ*) by CK3 which occurs 
prior to CKl. This latched SREQ* (SYNREQ*) ANDed with CKl 
create LEl. SYNREQ* is latched by CKl on Ul3. The output of Ul3 
ANDed with CK2 create LE2. 
5. The selected request (SREQ) signal from the multiplexer (Ull) is 
latched by LE2 on Ul5 and generates LSEL. SREQ and LSEL create a 
ONESHOT trigger signal. 
The operations of Figure 11 are described in detail below: 
1. The second part of Ul2 latches the output signal from the Ul3 by 
CK3 and generates a delay signal, called 'IURNON. This ensures 
sufficient time to set up the shared address bus before the 
shared memory device is selected. 
2. Ul7 is a monostable multivibrator which is triggered by the 
ONESHOT signal from Figure 10. The output pulse duration (GRDY*) 
is determined by selection of external timing resistance (R2) 
and capacitor (C4) values (see Figure 23 for timing information). 
3. The delay signal (TURN(}.l) and the shared memory access completed 
signal (GRDY*) from the one shot create a chip select signal 
(GSEL*) for the shared memory. 
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4. UlB selects a latched read/write* control signal from an 
interface controller according to the priority address. The 
second part of U15 latches the selected read/write* control 
signal (SR/W*) by LE2 and generates the shared memory 
read/write* control signal (GR/W*). 
The timing diagrams in figures 15 and 16 show that the minimum 
pulse width of GRDY* (J) should be greater than the sum of the minimum 
GSEL* pulse (N), and the delay (I), which is measured from the 
trailing edge of GRDY* to the trailing edge of GSEL*. The delay 
duration (I) should be sufficient to keep the address bus stable for a 
minimum of 20 ns before GSEL* goes low (H) • The shared memory 
controller generates a 470 ns pulse width of GRDY* (J), a 330ns GSEL* 
(N), and a 140ns delay (I). The address has a 100 ns set up time (H) 
before the trailing edge of GSEL*. 
The timing diagram in Figure 14 shows that the three phases 
(CKl, CK2, CK3) of a free-running clock are generated in the shared 
memory controller module. This clock generator provides all timing 
signals needed by the shared memory controller to create control 
signals for the shared memory and the interface controller. The 
timing diagram in Figure 14 indicates pulse width and phase criteria 
for CKl, CK2 and CK3. The pulse widths of these three clocks (Tl, T2 
and T3) should be greater than 20 ns to satisfy the minimum 
requirement for a latch enable pulse. The duration (X) between the 
trailing edge of the CKl and the leading edge of the CK2 should exceed 
the worst case of propagation delay of the shared memory access 
request and read/write* control signals before the trailing edge of 
the CK2. The CKl ?Jlse should separate from the CK2 with a minimum 
18 
one gate delay (Y). The duration (Z) between the trailing edges of 
the CK3 and CKl has to be greater than the worst case of propagation 
delay for the SYNREQ* signal plus the set up time and hold time 
required by a 74LS375 latch. 
LEl and LE2 illustrated in Figure 17 are also operated like 
free-running clocks if there is no shared memory access request. An 
active LEl indicates that the shared memory is available. An active 
LE2 indicates that the captured request is held off for a service. If 
a shared memory access is requested, then the last LE2 p.ilse starts 




shared memory access. The timing analysis of LEl and LE2 in 
17 shows that the minimum LEl pulse width (Vl) and LE2 pulse 
(V2) should be greater than 20 ns, which is the minimum 
requirement for the enable input of 74IS375 latches. The duration (W) 
between LEl and LE2 should be greater than the worst case of 
propagation delay of a glitch-free request. The ·1atched read/write* 
control signal, SREQ, R3NTi* and SR/W* must be stable before the 
trailing edge of the LE2. The timing diagram in Figure 18 indicates 
that the duration {Q) from a valid high signal of SREQ to the 
earliest trailing edge of LE2 should be greater than zero. Figures 19 
and 20 show that ~th P and R should be greater than zero so that 
PGNTi* and SR/W* are stable before the earliest trailing edge of LE2. 
This shared memory controller generates a 160 ns clock cycle 
for CKl, CK2, CK3, LEl and LE2. From the trailing edge of the CKl to 
the leading edge of the CK2, the duration is 10 ns (Y). The duration 
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(Z) between the trailing edges of CK3 and CKl is 50 ns, and the 
duration (X) between the trailing edges of CKl and CK2 is 120 ns. The 
pulse widths of CKl, CK2, CK3, LEl and LE2 are 30 ns. The duration 
(W) between the trailing edges of LE! and LE2 is 160 ns. SR/W*, SREQ 
and PGNTi* signals are valid 90 ns before the trailing edge of LE2. 
Shared Memory Module 
The shared memory module shown in Figure 12 consists of a 
transceiver (U20) for the bi-directional data bus and three 128-byte 
RAMs (U21, U22, U23) for the shared memory. The transceiver increases 
the driving capability o.f the shared data bus since a 15 foot length 
bus connects the three computers. The shared memory read/write* 
control signal (GR/W*) from Figure 11 controls the direction of the 
transceiver. When the GR/W* control signal is high, data transmits 
from the shared memory to the "requesting" CPU. An active-low 
selected request signal (SREQ*) from Figure 10 enables U20. 
In Figure 12, GSEL* and GR/W* control signals, from the shared 
memory controller, control the chip select and data direction of 
memory devices respectively. 
enables U21. This indicates 
An active-high G3NT0* control signal 
that computer 0 cannot access U21. 
Therefore, a 128 byte memory, U21, is assigned to store messages 
between computer 1 and computer 2. In the similar way, U22 is for 
computer 0 and computer 2 and U23 is for computer 0 and computer 1. 
This shared memory arrangement allows three computers to conmunicate. 
Figure 13 illustrates the memory partitions for three computers. 
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Address locations from ED00 to EDFF are assigned for computer 0. 
Address locations from ED00 to ED7F and from EE00 to EE7F are assigned 
for computer 1. Address locations from ED80 to EE7F are assigned for 
comp..iter 2. Additional RAM will be needed if more than three 
computers are implemented in this multi-computer conmunication 
system. 
Bus Interface Module 
Figures 4 and S are schematics for a bus interface module. The 
operations of figures 4 and S are described below: 
1. Figure 4 shows that both the low and high byte valid addresses 
from the MC6809 local address bus are captured by Ul and U2 at 
the CPU's leading and trailing edges of E. The leadin:l E edge 
capture allows the shared memory controller to service a new 
shared memory request. The trailin;} E edge capture allows the 
shared memory controller to recognize that the "request-granted" 
CPU has completed the current instruction execution so that 
another request can be serviced. 
2. Since the total shared memory size is 384 bytes, only latched 
address bits 0 to 7 of U2, and bits 8 and 9 of Ul are multiplexed 
to the shared address bus when the shared memory request is 
granted (GRANT*). 
3. The latched high byte address from Ul is always enabled so that 
the shared memory address is decoded inmediately by U3 and other 
logic gates. This decoding logic generates an active-low request 
signal (REQi*) for any shared memory reference address. The 
request signal (REQi*) is then filtered by a resistor and a 
capacitor to remove any low going glitch during address changes. 
This glitch-free, active-low going signal (REQSi*) indicates a 
valid shared memory access request. 
4. Figure S shows that US latches the valid data from a CPU at the 
trailing edge of Q. The data output of US is multiplexed to the 
shared data bus when a write request to the shared memory has 
been granted to the "requesting" CPU. 
S. U4 latches the valid data read from the shared memory by a 
buf~ered GRDY* control signal (GRDY*') from Figure 11 of the 
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shared memory controller. The latched data is multiplexed to the 
local data bus of the "request-granted" CPU when MEMCLK is high, 
thus ensuring a valid read. 
6. U6 latches the read/write* control signal from the "requesting" 
CPU at the leading edge of E and generates LR/W*. 
Memory Ready Control Logic Module 
The memory ready control signal (MRDY) is designed by Motorola 
on the EXORset system to make the processor wait on any slow device 
up to 10 microseconds (Motorola 1981). When the MRDY signal is low, 
the system signals E and Q will be stretched in integral multiplies 
of quarter bus cycles (250 ns). 
The shared memory controller controls MRDY for each computer. 
Figure 6 accomplishes the MRDY and MEMCLK synchronization function so 
that the "request-granted" CPU can resume operation with E and MEMCLK 
in phase. During a local memory access, MRDY is always high. 
However, MRDY goes low as soon as a shared memory access is requested, 
and stays low until this shared memory request is .granted, processed, 
and MRDY is in phase with MEMCLK. The GRDY'control signal from Figure 
11 of the shared memory controller is latched by the second part of U6 
at the leading edge of MEMCLK. The output of the latch is currently 
delayed for 420 ns so that E and MEMCLK can be in phase. The timing 
diagram in Figure 21 ~ndicates either that the duration between the 
leading edge of MRDY and the trailing edge of MEMCLK (A) should be 
145+75 ns, or the delay adjustment (B) from the leading edge of 
MEMCLK to the leading edge of MR.DY will be within 360-510 ns in order 
to have .. E and MEMCLK be in phase. 
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Phase Detector and Pulse Shaper Logic Module 
During normal operation, MEMCLK leads E by about 40 ns at E's 
leading edge, and trails E by about 20 ns at E's trailing edge as seen 
with a logic analyzer. Once E has been stretched due to a shared 
memory access, E and MEMCLK start to shift and become out of phase. 
In order to avoid an EXORset system malfunction, a supplementary 
phase detector and pulse shaper circuit is needed to guarantee that 
the discrepancy between E and MEMCL..K is less than 50-60 ns after E 
has been extended. 
The phase detector and pulse shaper logic circuitry is shown in 
Figure 7. If the discrepancy of E and MEMCLK is less than 50-60 ns, 
the PSPD will be high. The timing diagram in Figure 22 illustrates 
that this phase detector and pulse shaper module rejects low going 
pulses (F) of 50-60 ns or less, and stretches pulses of 70-80 ns or 
more into a new, longer than 500 ns pulse (G). Thus, one can sense 
when E and MEMCLK are in phase within 50-60 ns. 
IRQ*/SYNC Cntrol Logic Module 
SYNC is a software instruction that allows a ~6809 processor to 
sychronize with an external event. A SYNC instruction causes the 
processor to enter a SYNC state, at which time this CPU will stop 
fetching in$tructions and wait for an interrupt (Motorola 1983). If 
the interrupt has its interrupt mask bit set to 1, the processor will, 
after detecting a low IRQ* signal, leave the SYNC state and continue 
processing the next instruction. If the interrupt mask bit is set to 
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0, then the processor will, after detecting a low IRQ*, perform an 
interrupt service routine instead. 
Figure 8 is a schematic of the IRQ*/SYNC control logic. A shared 
memory request {REQSi*) from Figure 4, interface controller (1), 
enables this multi-computer communication system to use the IRQ* line. 
If the PDPS control signal from Figure 7, phase detector and pulse 
shaper logic, is high, the IRQ* will be low. This allows an MC6809 
processor to continue processing the instructions. A read of the 
local address {LCX:AL*) from 0E00 to 0F00 disables the use of the IRQ* 
line from this corrmunication system, and allows the EXORset system to 
control the IRQ* line for the normal system operation. This is 























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































SP = semaphore MG = message 
add (Hex) Byte Sender --> Receiver Ty~ 
ED00 1 eJ 1 SP 
ED01 63 eJ 1 MG 
ED3F 
ED40 1 1 eJ SP 
ED41 63 1 eJ MG 
ED7F 
ED8eJ 1 eJ 2 SP 
ED81 63 eJ 2 MG 
EDBF 
\ 
EOCeJ 1 2 0 SP 
EOCl 63 2 0 MG 
EDFF 
EE00 1 1 2 SP 
EEeJl 63 1 2 MG 
EE3F 
EE4eJ 1 2 1 SP 
EE41 63 2 1 MG 
EE7F 
EE80 128 future expansion 
EEFF 

















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































This chapter describes the 
hardware of this multi-computer 
software, which implements the 
conmunication system, in three 
sections. They are software specification section, functional 
description section and pseudocodes section. 
Software Specification 
Since each computer can send a message or receive a message from 
the shared memory, software is designed to perform both send message 
and receive mesage. Three computers are used to implement this multi-
computer corrununication system hardware. The shared memory partition 
for three computers is depicted in Figure 13. Each 128-byte RAM is 
divided into two shared memory blocks. Each shared memory block has 64 
bytes locations. The first location is a semaphore and the next 63 
locations are a message block. The first byte of each message block 
is a header which consists of the message type and the message length. 
The second byte through the sixty-second byte represents the 
maximium size of a message field. The last byte of a message block or 
the byte following the last message byte of a short message is the 
check sum for detecting an error during data transmission. This 
enables the receiver to verify the message and modify the status 
flag of that unique semaphore. 
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Each sender and each receiver has a unique semaphore at the 
first location of each shared memory block. This semaphore can be 
read or written by the unique receiver or the unique sender. The 
format of the semaphore is defined as follows: 
I 87 I 86 I ss I 84 I 83 I s2 I Sl I s0 I 
Sl 80 = 0 0 ; message ready 
0 1 . busy receiving , 
1 0 ; busy sending 
1 1 . message received , 
83 82 = 0 0 ; last message correct 
0 1 . retransmit the last message , 
1 0 . unassigned , 
1 1 ; unassigned 
84 -- 87 = unassigned 
Functional Description 
The software is organized in the followirg main program 
functions: 
1. Initialization. 
2. Display a menu. 
3. If a user chooses to create a message, then accept a message. 
4. If message has been created by a user, then send message. 
5. Receive a message if "message ready" is indicated in a semaphore. 
6. Display the oldest message if a user chooses to see a message. 
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The detailed description of each software function is explained 
below. 
Initialization 
The first function of software is to initial the stack pointer, 
semaphores, local flags and buffers. All semaphores in the shared 
memory locations are set to "message received" and "last message 
correct." Local flags and buffers are set to zero. The display 
message pointer and receive message pointer are set to the start 
address of receive buffer. 
Display a Menu 
There are two kinds of menus which can be displayed, dependinj on 
whether there is any message received or not. If there is no message 
received, menu 1 is displayed to allow a user to create a message. If 
there is a message received, menu 2 is displayed to allow a user to 
either create a message or see the received message. 
Accept a Message from a User 
If a user wishes to create a message, a series of sub-menus will 
be displayed. 
1. An instruction is displayed which enables a user to choose a 
character which terminates the message acceptance by the 
software. 
2. A user selects the message destination(s), either to one 
computer or both computers. 
3. A user selects an arbitary message type to send. 
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4. A warning instruction is displayed to warn a user that the 
maximiwn message length is 61 characters. After these menu 
queries have been answered, a message is accepted from the user. 
Acceptance of a message is terminated by either detecting a 
terminating character or reaching 61 counts. 
Send a Message 
The first software function is to set all semaphores to "message 
received" and "last message correct." If a message has been created 
by a user, the unique semaphore is first checked to see if a "message 
received" flag is indicated. If a message has been received, then it 
ckecks to see if the last message had an error. If the last message 
was correct, then the new message can be sent. Otherwise, the last 
message is retransmitted. Before any message is transmitted, the 
semaphore is first modified to indicate "busy sending." After 
sending the message check swn, the semaphore is modified to sh:>w 
"message ready." 
Receive a Message 
: The receive message software is evoked once per MENU cycle of the 
main program. If a semaphore indicates "message ready," that 
semaphore is first modified to indicate "busy receiving" and then the 
message is received. Upon receipt of the check swn, the message check 
swn is verified to see if they match. If the check sums match, the 
semaphore is mdified to indicate "message received" and "last message 
correct." Otherwise, "message received" and "retransmit the last 
message" are indicated. 
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A buffer used for storing received messages can hold a maximum of 
eight messages. When this buffer is full, the oldest message will be 
overwritten by a new message. 
Display a Message 
A menu 2 will be displayed whenever a message is received and 
stored in a local buffer for display. If a user wishes to see the 
received message, then the oldest message can be displayed by a 
proper selection from the menu. 
Pseudocode 
The software is a menu-driven program. High level descriptions 






If the display count = 0 then 
Display menu 1 
Else 
If key pressed and key = "Y" then 
Accept message subroutine 
Send message subroutine 
Endif 
Display menu 2 
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If key pressed and key = "l" then 
Accept message subroutine 
Send message subroutine 
Else 
If key = "2" then 




Receive message subroutine 
If send flag <> 0 then 





Initialize stack pointer and buffer pointers. 
Set local flags and buffers to zero. 
received" and "last message correct." 









Display " 1. Create a message 2. Display a message #?" 
End 
Accept Message Subroutine 
Begin 
Present a display which allows a user to choose a 
terminate the message entry 
character to 
Present a display which 
destination(s) 
allows a user to choose the message 
Present a display which allows a user to choose 
message type 
an arbitrary 
Present a display which alloWs a user to enter a message 
Do while key<> "tennination char" or "char count" <»61 
Store message, calculate "sum" and increment "char count" 
End do 
"check sum" = complemented "sum" and format "header" . 
End, 
Send Message Subroutine 
Begin 
Get the unique "semaphore" for the message destination 
If "semaphore" = "message received" then 
Set "semaphore" = "busy sending" 
If "semaphore" = "last message correct" then 
Set "buffer pointer" = "old buffer start address" 
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Else 
If "semaphore" = "retransmit the last message" then 
Set "buff er pointer" = "new buffer start address" 
Endif 
Endif 
Set "p:>inter l" = "local buffer start address" 
Set "pointer 2" = "shared memory start address" 
Send data subroutine 
Set "semaphore" = "message ready" 
Endif 
End 
Send Data Subroutine 
Begin 
Get the first byte message ("header") from the local buffer and 
decode to obtain the "char count" 
Do while "message count" ("char count"+2) <> eJ 
;rransf er the message from the local buffer to the shared memory 
and decrement "message count" 
End do 
End 
Receive Message Subroutine 
Begin 
Get the unique "semaphore" for the p:>tential sender 
If "semaphore" = "message ready" then 
Set "semaphore" = "busy receiving" 
End 
Set "pointer l" = "receive pointer" 
Set "pointer 2" = "shared memory pointer" 
Receive data subroutine 
If "error flag" = 0 then 
Set "semaphore" = "last message correct" 
Increment "display count" 
Check sender I.D. subroutine 
If "receive buffer" is full ("display count" = 8) then 
Update "display pointer" 
Else 
Increment "display count" 
Endif 
Update "receive pointer" 
If the updated "receive pointer" = "end buffer" then 
"receive pointer" = receive buffer start address 
Else 
"receive pointer" = updated "receive pointer" 
Endif 
Else 





Receive Data Subroutine 
Begin 
Get "header" and decode to obtain the "char count" 
Do while "char count" <> 0 
Transfer the data from the shared memory to the local buff er and 
calculate a received check sum 
Enddo 
Get "message check sum" and complement 
If "received check sum" = complemented "message check sum" then 
Set "error flag" = 0 
Else 
Set "error flag" = 1 
Endif 
End 
Check Sender I.D. Subroutine 
Begin 
If "semaphore" address < ED40 then 
Sender I.D. = "0" 
If "Semaphore" address = ED40 then 
Sender I.D = "l" 
Else 
If "semaphore" a<;ldress < EDC0 then 
Sender I.D. = "0" 
If "semaphore" address = EDC0 then 
Sender I.D. = "2" 
Else 
If "semaphore" address < EE40 then 
Sender I.D. = "l" 
Else 





Display Message Subroutine 
Begin 
Get "display pointer" 
Display data subroutine 
Update "display pointer" 
End 
If updated "display pointer" = "end buffer" then 
"display pointer"= receive buffer start .address 
Else 
"display pointer" = updated "display pointer" 
Endif 
Display Data Subroutine 
Begin 
Display the sending computer I.D. 
Display the selected message type 
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Get "char count" from the "header" 
Do while "char count" <> 0 






Once the hardware was built, it was tested with the following 
equipnent and software programs: 
1. Keithley 173 autoranging digital multi-meter (DMM). 
2. Test set consisting of a EXORset compatible bus connector, 
power supply connectors and breadboards. 
3. Power supply. 
4. EXORset system. 
5. Tektronix 7704A oscilloscope system/7D01 logic analyzer, a main 
tool for troubleshooting. 
6. RAM test program. 
7. Communication programs for computer 0, 1 and 2. 
The hardware was tested in the following sequence. 
1. Check the continuity of all wiring, according to the wiring list, 
with a Keithley 173 autoranging DMM or any ohmmeter. 
2. Install the b::>ard on the bus connector of the test set and 
connect the test set to a +5 volt power supply. Check the bus 
load from the data, address and control signals, and make sure 
that there is no bus contention between this board and the 
computer. 
3. First, set the address to a local address. Then, adjust two data 
bits to zero and the R/W* signal to a write mode on the test set. 
Disconnect the data lines from the breadboard and change the 
address to a shared memory location assigned for this computer. 
Set the R/W* signal to a read mode. Read the data to see if it 
is the same as the written one. 
4. If address, data and control buses have no contention between the 
board and computer, and the shared memory controller 
distinguishes the shared memory address from a local address, 
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then install the board on the EXORset system and test with a 
RAM test. There are two types of tests. The first type of test 
writes the same test byte to 128 locations in a shared memory RAM 
and then reads each byte from each location and compares it to 
the test byte for all locations. If there is any failure, an 
error message of the test type and failed address location can 
be displayed and/or printed. The test continues and repeats with 
other different test bytes such as 00, FF, AA., 55, 33 and cc. 
The seqond type of test writes a unique test byte into each of 
the 128 locations and then reads each data byte and compares it 
to the test byte from all the shared memory locations in one RAM. 
If there is any failure, the test type and failed address 
location will be displayed and printed at the time the error is 
detected. This RAM test runs continually even if there is a 
failure at any location. This test should be run for at least 30 
minutes without error to ensure that the hardware is functioning 
properly. If any of these tests fail, then a message of the test 
type and the failed address location will be displayed and/or 
printed. 
5. The corrununication software is a menu-driven program which 
allows users to verify the conmunications through the shared 
memory when multiple computers are running. In this multi-
computer conrnunication system, each computer can access two RAMs 
as defined in the memory map in Figure 13. 
A menu-driven user program is used in each computer. The 
software developed for each computer is comparable except for the 
assigned shared memory locations. Menu 1 is displayed on the 
computer which allows a user to create a message with a maximum 
le1'¥3th of 61 characters. If there is a message received, a menu 
2 is displayed to allow a user to either create a message or see 
the received message. The multi-computer conmunication software 
is designed to allow each computer to either send a message that 
was created by a user or receive a message that was sent from 
other computers or display the received message on the screen if 
it is requested by a user. For instance, a user can create a 
message from the computer i and select the computer j as the 
receiver from the keypad. Then, a menu 2 will be displayed on 
the screen of the computer j. A· user can request to display the 
message to see if it is the same as the one was just sent from 
the computer i. 
CHAPTER VII 
CONCLUSION 
This multi-computer corrununication system with shared memory 
allows several computers to comnunicate with each other. However, if 
more than one computer is allowed to request access to the shared 
memory simultaneously, then bus contentions will result. Therefore, a 
priority must be assigned to each communicating computer. 
MRDY is an input control signal to a .M:6809 to make the 
processor wait on a slow device. The Motorola EXORset 30/0835 system 
has a restriction when MRDY is used for a slow device. MRDY cannot be 
active-low more than 10 microseconds due to the internal dynamiG 
refresh. This multi-computer corrmunication system takes approximately 
680 ns for the shared memory controller to process a request, 420 
ns for the MRDY to synchronize with its MEMCLK, and less than 200 ns 
for the "requesting" CPU to recognize the MRDY control signal after 
the shared memory access. It takes at least 1.5 microseconds for a 
CRJ to execute a shared memory reference instruction. Because the 
EXORset system has a 10 microsecond holding restriction, six is the 
maximum number of computers that can ·be implemented in this multi-
computer cornnunication system. 
However, the shared memory process time and the maximt.nn number of 
computers for this system may be affected by the GRDY' pulse width. A 
resistor value greater than ll.2K of the one shot will decrease the 
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capacity of this multi-computer conmunication system to only three 
computers (see Appendix B). 
In order to guarantee that the EXORset system can still function 
normally after any shared memory access, memory ready control logic 
(Figure 6), and a phase detector and pulse shaper logic (Figure 7) are 
incorporated in this multi-computer conmunication system. The memory 
ready control logic in Figure 6 shows delay circuitry from rv'GRDY to 
MRDY. This delay is adjusted to the proper delay time by changing the 
value of capacitors C2 and C3. However, if this system is to be mass 
produced, the delay circuitry could be replaced with a counter or a 
one shot so that each tx>ard will not require manual checking. The 
phase detector and pulse shaper logic in Figure 7 rejects any 50-60 ns 
pulse. This logic also stretches any 70-80 ns pulse to a longer than 
500 ns pulse (PDPS). The resistor value (R3) in Figure 7 varies from 
one board to another and is entirely dependent on the components of 
any given board. Therefore, the pulse shaping of each board must be 
verified with a logic analyzer. 
If the EXORset systems had used one clock for creating both E 
and MEMCLK , and MRDY was gated to the MC6809 processor approximately 
145+75 ns before MEMCLK goes low, then IRQ*/SYNC control logic, and 
phase detector and pulse shaper logic would not be needed. Also, the 
memory ready control logic would be simpler than Figure 6. 
A menu-driven software is used in each communicating computer. 
The software developed for each computer is comparable except for the 
assigned shared memory locations (Figure 13). After the software for 
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a particular computer is loaded, a user can create a message from the 
keypad. A user can also choose to see a received message on the 
display if any message has been received from other computers. 
Therefore, this software allo'WS a user to demonstrate communication 
among three computers. 
APPENDIX A 












IUS TIMING CHARACTERISTICS i see Note'! 1 1nd 21 
6d9nt . a..c, .. ilbCa Numt. 
1 Cycte Time tSee Note Sl 
2 Putse W1dtt1. E Low 
3 Putse W•dtri . E Higt1 
4 Ciock Rise and F111 Time 
5 Putse Width Q High 
e Putse W idth . Q Low 
7 ~•ay Time . E to Q Rise 
g Addrl!'SS Hold Time • 'See ~ote 4 l 
10 BA . BS . R."w 1no Address va110 Trme to.a Rise 
17 Reao Dita Se-tup T 1me 
18 Read Data Hold Time • 
20 D11a Dela'f T 1me from Q 
21 Write Oita l-4010 T •me • 
29 Uwble Access T 1me t See Note 3l 
Processor Con ?•ot Setup Trme tMADY. Interrupts. OMA · BREO. 
l=fI'L"f. ITT'ff; (F1gurt!'S 6. 8. 9. 10. 12. 1nd 13l 
Crystal OsoUator St111 Time !Figures 6 and 7l 
Procmsor COf'ltrot Rise and Fall Time tFigure5 6 1nd Bl 
• Aoar- 8"d dll1a hi*! bn'9 .. penodaHy •ted rattw INn 100~ _ _, 
NOTES: 
1. Vottege l9wts lhoMI 8"9 VLSO 4 V. VH~2 4 V. un6ess ~ ~ied 
2 ....._,'-'*',points lhowrl lfe 0.8 \I~ 2.0 \/, un-. omerw.10eOh•d 
3. Usable ~me is ~uted by : 1-4-7max+10-17. 
4 . HOid time t W 1 fOf BA _.,d BS is not soecified . 
6 W.xrmum tcvc dunng MROY Of 5M'I1Jm 11 11-. 




















Min M11 Min Ml• 
1 0 10 0 e67 10 
4Xl 500J 29) 50X 
'50 15600 .., 15700 
- 2'5 - 25 
'Xl 5Q:X) 
.., 5aX: 
•5C 15600 .., 157'00 
200 2!JO 1Xl 166 
20 - 20 -
50 - 25 -
a) - eo -
10 - 10 -
- 200 - 140 
xi - Xl -
ES5 - "*' -
200 - 1«) -
- HXl - 100 





05 10 ~5 
210 SOX ns 
220 15700 ns 
- 20 ns 
210 SOX ns 
220 1570C ns 
a'.) 125 ns 
20 - ns 
15 - ns 
40 - ns 
10 - ns 
- 110 ns 
Xl - ns 
3Xl - ns 
110 - ,,, 
- 100 ms 
- 100 ns 
APPENDIX B 
GRDY' PULSE WIDTH AND SHARED MEMORY PRCCESS TIME 
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Figure 6 shows that GRDY' is latched at the leading edge of 
MEMCLK. Therefore, the pulse width of GRDY'signal may affect the 
delay time for MRDY to go high, since MEMCLK is 1 MHZ. Figure 23 
shows the experimental results on pulse widths of GRDY'(C), and GSEL* 
(D), and the X value with various resistor values for the one shot. 
The GRDY' signal from the one shot may be adjusted to a safe minimum 
pulse. This minimum pulse will guarantee that the shared memory 
controller can still function properly when tested by a RAM test 
program. This safe minimum GSEL* pulse is found to be 230 ns, and 
GRDY' from the one shot is 360 ns. The X value is the directional 
difference from the leading edge of GRDY' to the nearest leading edge 
of MEMCLK. If X is a positive value, it means the CPU will complete 
a shared memory instruction in approximately 1.5 microseconds. If X 
is a negative value, then the CPU will complete a shared memory 
instruction in approximately 2.5 microseconds since M~LK is a 1.0 
MHZ clock. The resistor value ranges from approximately 7.Bk to 
ll.2k. A resistor value greater than ll.2K will decrease the 










































































































































































































































































































































CKl A free-running clock with a 30 ns pulse width and a 160 ns 
period is generated in the shared memory controller. 
CK2 A free-running clock with the same pulse width and period as 
CKl. The trailing edge of CK2 occurs 10 ns before the 
leading edge of CKl. 
CK3 A free-running clock with the same pulse width and duration 
as CKl. The leading edge of CK3 occurs 10 ns before the 
leading edge of CK2. 
E Normally, it is a 1.0 MHZ control signal. Data from the CPU 
is latched on the trailing edge of E. 
GGNTi* An active-low signal indicates that the shared memory access 






An active-low and buffered signal from the shared memory 
controller indicates the completion of a shared memory 
access. 
A buffered active-high signal from the shared 




An active-low signal from the shared memory controller 
indicates the completion of a shared memory access. 
A selected read/write* control signal is latched at LE2 for 
controlling the · data direction from a shared memory. 
An active-low shared memory device ·select control signal 
enables a shared memory access. 
LEl An active-high pulse indicates that the shared bus or shared 
memory is available and ready to accept a new request. 
LE2 An active-high pulse latches control signals for a shared 
memory access. LE2 pulse exists only when LEl pulse exists 
prior to CK2. 
LR/W* A read/write* control signal from a CPU is latched at the 
leading edge of E. 
I.SEL An active-high signal indicates that a selected shared 
memory request signal is latched by LE2 for triggering the 
one shot. 
MEMCLK A 1.0 MHZ memory clock in phase with E. 
MGRDY 
67 
An active-high signal indicates that a shared memory access 
completed signal is synchronized with MEMCLK. 
MRDY An active-low input signal allows stretching of E and Q in 
order to wait on the slow device. 
PDPS An active-high signal indicates that E and MEMCLK are in 
phase better than 50-60 ns. 
PGNTi* An active-low signal indicates that a shared memory request 
for computer i is granted according to the priority decoder. 
Q It is a quadrature control signal and leads E. Address from 
a CPU is valid with the leading edge of Q. 
REQi* An active-low signal indicates a shared memory request. 
REQSi* An active-low signal indicates a glitch-free shared memory 
access request signal. 
R/W* An active-high signal indicates that data is read by the CPU 
and an active-low signal indicates data is stored by the 
CPU. 
SREQ An active-high signal indicates that a shared memory request 
is selected according to the priority address. 
SREQ* 
SR/W* 
An active-low signal indicates that a shared memory request 
is selected according to the priority address. 
A latched read/write* control signal is selected according to 
the priority address. 
SYNC A SYNC instruction causes the CPU to stop processing 
instructions and wait for an interrupt. 

































Octal Transparent Latch 
1 of 8 Decoder/Demultiplexer 
Dual D Type Edge-Triggered FF 
8-Input Priority Encoder 
8-Input Multiplexer 
Quad Transparent Bistable Latch 
Dual Retriggerable Monostable 
Multi vibrator 
Octal Bus Transceiver, invert, 3-state 
128 X 8 Bit Static RAM 
Quad Set - Reset Latch 
Quad 2-Input Exclusive-OR Gate 
Quad 2-Input OR Gate 
Octal Buffer (3-State) 
Hex Inverter Schm.i tt Trigger 
Quad 2-Input NOR Gate 
Quad 2-Input AND Gate 
Triple 3-Input NAND Gate 










RAM TEST PR03RAM 
72 
00010 0 0 0 () :l **#.~**~*~**********~*** 
o o o;~o 00002A :30 0 0 Dt~G ~> :3 0 0 () 
0 0 0 :3 (I () 0 0 () :3 ~***~*~~-*-~*********** 
() 0 I) ~J1 0 () () 0 .lf DPT NDP 
00040 00005 F02.q A XPDATA EC~U ~l'>F 0 ~~4 
0 0 0 ~~I] 00006 * DI~3PLAY CHf-'1R BTRING 
00060 00007 F01B A XDUTCH EC~U $FO:LB 
00070 OOOOB )f( Dif~F'LAY ONE CH1~1F"\ 
OOODO ooooc; 1::7;~<.~ r-, ZFL.1~G EDU ~t>E729 
00090 00010 * PF~TNTER FLAG 
OO:LOO OOOl:l EDOO A F~AM:J. ECHJ ~~ED 0 0 
0I)l1.0 00012 EDBO A h'.1~M~~ EOU ~>ED::3 0 
00120 0001 :3 EEOO A F~{1M~l ECHJ ~~EEO 0 
() 01if0 0 0 0 :L 5A 3000 '+~5 A L.a~E:EL. FCC /El:;.:l~:OF\: / 
0 () :L ~5 0 0 0 0 l6f-'1 ::i ()I) b 54 A FCC /TYPE I 
00:1.f.>0 00017A :JOOE: 0 ·'t A EDT FCD '+ 
00170 0001Bt1 :lOOC 0001 ,~., TYPE l~MB l 
OOlBO 0 0 0 :I. S>A ::::o OD 0002 A ST{1F~T r-~ME: ,., ~-
OO:l90 00020 )t( ST{1F'.T (.)DD I:;: E ~; f> 
00:?00 00021.A ~3 0 0 F () () 0 l A E:EGIN F\:ME: l 
0 02:1. 0 o o o;~~~ )t( 1:: E GIN :r: NG COUNT 
() 0~?20 00023A :30 l 0 0()01. A EN DIN F~:ME: l 
0 () 2:3 0 0 0 0;~4 )K END INC COUNT 
o o z1.·+o 0 0 0 ?.~:.;A 301.l 0 () 0 ::: <4 COUNT F~:ME: '"') "-
(I 0 :?.~.:j 0 () 0 0?6f."1 ~~ 0 :l 3 0 0 02 r., Ef~'.l~~OF~ F:MB ''? ~. 
0 0 ;.?..~·, () 00027 )I( EF\'.F.'.OH ADDF<E~>S 
(I() ~?.7 0 0 0 0 ;~B *****~*****~****~******* 
0 O:?BO 00029 ::4C: * :« )t( PF'.OGF~'~'M ~3T1~HT 
OOZ90 0 0 O~Hl •*****>K**~******~******* 
0 0 ~:~ 0 (} 0 0 0:3U':\ 301~5 lA to A TEST DF:CC ~t. ~~ :L 0 
0 0 :3 :L (I () 0 0 :i~: )K Mf-1~'.H< TF;~n TNTFl~~f~UPT 
0 0 :~;~ O· 0 0 0 :3:~A 301.7 CE BOOO A LDU ~I : ~~8 0 0 0 
(I 0:3:30 () 0 0 ]'·+,~ :rn:LA B6 (l l (.~, L.DA :l:l 
I] 03'+0 0 0 0 :3~jA ~301C E:7 E729 A BTA ZFL<~G 
0 0:350 0 0 o:~6A ~W1F cc 0000 A LDD :l:O 
00360 0 0 0 ~37 A ::o~:z FD :w :L l. A BTD CDUNT 
(I() :370 0 0 0 :~Br.:-1 ~H)2!5 cc EDOO A L.OOPO L.[)[) =i:F\AM :l. 
0 O~]El 0 0 0 0 :39A :3 0 ;~B FD :Hl OD A BTD f>TAl~T 
0 0:390 0 0 O"Hl )I( STDF\E F~AM:1. ADDF~EB 
. 0 0 .<i 0 () 00041.A :3 0 2E: E:D ~~042 f) ,JBI;'. C~(l~AM 
0 ()/.f 2 0 () 0 0 .1+ :3 (-) :10 :2E cc FDflO A L.DD :l=l~AM~~ 
004~W 00044A ~3 0 ~~ :l FD 3000 A BTD STAl;:T 
0 () "t·<t 0 OP0'+5A :J 0 :~'f F::D :3 O"lZ A .JSF~ Cl<F~AM 
00450 0 0 0 ·'U,A 30~17 7C ~Hl12 A INCCNT INC CDUNT+l 
00·'t!?.;1 0 0 0-'t7 )I( TNCF~EMENT LSE: COUNT 
0 Q/·fi>O 0004BA 30~1A ·-> L .c •. \.) 0:3 :3 0 :~F E:NE HEF'EAT 
oo.q70 0 0 O't<Tt-1 ::l03C 7C :3 () :l. :l r.. :INC COUNT 
00480 0 () () ~5 0 * INCl;:EMENT MSE: COUNT 
0 O'l.90 0 0 0~5:LA 3 0 ~3F 7E :3 0 ;~~5 A F~EPEAT \.JMP L.OOPO 
)k 
73 
0 0~.:.20 0 0 0 ~.)~?. *********************** 
0 0 ~.:.=.; ~J () 0 0 0 ~:;:l )IOtOtOK C~ff\AM ~) l.J E:: I~() UT :IN E 
0 () ~=.=.i 6 0 o o o::;.q *~*~***************~*** 
0 0!.7j9 () 0 0 0 ~5~.:jA 30'+? De> :] :l (.~ Cl<F~r~M LDA ~t ~~~:~ :t. 
00600 () 0 0 ?.~6'~ 3 0 ·'tf'f B7 :30 oc A STA TYPE 
0 0.~·)1. () 0 0 0~57A ::3 () '+ 7 Bf> 00 A l...DA it.() 
0 0 /,2 0 0 0 0!.=5Br., ] () ~=·+9 F.::D ~3 0 E:E A .JSF~ E'.~'MT~3T 
0 0 (~) .:+ () 0 0 o~=:;9A :J 0 '+C fl~'> ~~~·~ .~ LDf-~1 :II: ~I> 3 ~~ 
0 0 f.)~.:.; 0 0 0 0 f.> 0 A :l 0 .<fE B7 300C A ST<-~ TYF'E 
() 0 ,f.>6 0 000.:StA :30!:5:L :Jc·> FF A LDA =lt.~~FF 
00670 0 0 0621~) :] () ~:;:] BD :3 0 E::E A .. .Jf:) H 1;:AMT~3T 
I] () .~·, 9 () 0 0 () (~):~1~ J05c~ B6 ~J~3 I~ l...Df~~ :l~~~J:] 
00/00 0 0 0 f,A"f r~ ::l 0 ~:.iB B7 ~30 oc A STA TYPE 
00710 0 () 0 b~.::;~~ 3 0 ~~i::: flt.> r.:-r.:· · .. } ..J A l...DA ii: ~l> ~5 !.=.=j 
00720 0 0 0 t..>6A ]0!.5D BD 30BE l~i ,..J ~:; F~ 1;:tlMT~'.)T 
007'f0 0 () 0 «.)7 ~~ :JO 1:.'>0 :::~ f.'> ]t:l A l..D1~ :ll:~L:.J't 
0 0 7!.~.; (I 0 0 0 .~·> D t·1 ] 01.)2 1:::7 ::~ 0 0 c P.1 nT{~ TYPE 
0 07 1~)0 0 () 0 .:·'.>·~.>A 3 0 !.>~::; C:6 (.·~f~t {~ l...DA :II:~~ ,~,A 
00770 000/0A ]0.~:.7 [:I) ::3 0 t::F (.', ,J ~=) f~ F'.t1MT~:;·r 
00790 0007:1.A ::3 0 6 f~ ... , (.: D .) ,. ... ::· .. :> ,J I~ l...D<:':\ =II=~~ ]~_::j 
00000 0007::?.A ]0.:SC r:::7 :::::ooc ,~i ~:;TA TYT'E 
OOfllO 0 () 073{~ :J 0 ·~>F n.s ~J:3 (~ 1...1)(.:) :If ~~J] 
OOD?O () 0 0 :? ,;·t,~ ]07:1. DD ~:::OE::E ,~~) ,.J ~:; F\'. F'.1~:, MT::~; T 
o on-·:·to 0 () 0 :7 ~.:j ,:·~ ~:~ 0 7 ·1 :::~/> ~::;.:S ~~\ l...DA :If~~::~.~·> 
0 0 B~.=:.; 0 () (I (17 (),~~, :J 0 7 1~) r···r It ~:~(I Ct c (.:) ~)T~t T'YPF 
0 0 :::::~~» () 0 0 077{~ 307<? :::36 cc A LD1~ :11=~1:. cc 
00070 000/BA ] () 11::: HD JOE::E P.1 \.JBF\'. F'.t1MT~3T 
00:::390 0 () 07?{~ 307E :Jt!.> :J7 A l...Dt-1 :11:~~]7 1··1 
00900 0 0 ODOi~ ::~ (j ::3 0 t:::::;~ :::::ooc A flTr:".\ T"r'PF 
00910 0 () () ~31. ?i ::3 0 0~3 Be·> 00 (~ LDf-l :II: 0 
00920 OOOB?A ::~ 0 fl~j Dl ::::o OF t-1 ~>T ~·~ E:FGlN 
OO?JO 0 0 () ~33t~ :JODB Cf..'> t~O (:-. l...D1~ =It- :L ?fl 
00940 0 0 0 U't(-'t ]0Bt01 p7 •• • 1· 30:1.0 (~ ~:>TA END TN 
0 :I. 0 0 0 0 0 OB!.~jA JOHD [:f~ :~O OD () l...ODP LD>< f:)Tr~F'.T 
OlOlO 0 0 0 Di"S(=-t 30'?0 [:~·) :30 OF A l...DA E:ECIN 
0:1.0]() 0 0 0 ::371~ :J () 9:3 t-17 DO ,~~ !,~F~T ~3T1~ YX+ 
0 :I. () ~:3 l OOOflB )K ~3TOF~E Dr-~ T ,~, TN F~~·~M 
0 :I. 0 '+0 0 0 Oi39A ::309~5 :I.~~ ~3YNC 
0 :I. O·!f:I. 0 0 () '?0 ::+~ ~,~()IT FOF~ INTF'.F'.l.JPT 
0:1.060 0 0 09:1.A :309.:S .-!+C INCA 
01070 () 0 () 92t'1 3097 [::I. ~~: 0 :I. 0 A CMPi:'i END ::CN , .., 
Ol07:L 0 () 0 9~3 )f( L..,~1~:>T DAT{~'? 
0:1.0BO 0 0 0 (:Y"'tA :] 0 ·:_-;l~I ?6 F7 :]{)93 E:NE WF'.T 
Ol:l.00 0 0 0 </!:jA 309C E:E :JOOD (.~ l...DX Sltll;:T 
() l l :l 0 0 0 0 9f.:,A :l09F [:6 300F (-) l...DA i::FGIN 
0 :l :I.~~() ooo<.;;i7A :3 0 A~~ A1. :]() A F'.D CMPA ,,x+ 
Ol:t21. 0009B )I( 1;'.EAD DATt-1 FF~DM F\AM 
() :L :l. .{+ () oooc;9A 30A"t 1. ~l ~3YNC 
0 :I. :l ~.:; 0 () 01. () ()(~ ;:w A~i ~?.7 03 :J (h~A E::E() Cl-IECl<1 
Ol:l.1.:'>0 00101.A 30A7 i::D ]()!)(~ A ,J ::; 1;: PF~:NT 
74 
0 :t. :Lt. :1. () 0 l. () ~~ )I( F'l:;~INT EF~l:;~DH MESB1~1GE 
011.BO 0010 ~~A :30AA .<f C Cl-IEC1·(1 INCA 
0 l l </Q 00 l. 04A ~i 0 At:: E:1 7~010 A CMPf-) END IN 
O:l.ZOO 0 0 :L Q~jA :30AE 26 F2 30A;~ E:NE F~D 
0 l ~: :L 0 0 0 l. 06A ::l 0 I~! 0 7C :300F t-1 TNC E:EGI'N 
o i z;: o OO:l07A :3 0 E::3 7C 3010 A INC END IN 
0 J.~~40 0 0 l OB1~ 301::6 Bf.> FF t-1 L.DA ;g:·~>FF 
0 l ;~~~~I] 0 0 :l 0 9~~ 30BB [:l ~rn 1 o A CMF'A END IN 
0 :1. ~~ ~.s l. OOl.10 )O{ END DF LOOP'? 
0 l ~~~C.'> 0 OO:L1l.A 30BE: 2t> DO :JOBD E:NE LDOP 
0 l ~~7 0 001.1 ~~i~ 30E:D :39 l:;~TB 
)t( 
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0 :t:JO 0 () 011:3 ~*************~~***~*** 
0 :L ~l l 0 00:L:L1+ *** F\,~·,MTST SUE:F\DUTINE 
0 :1. :34 0 00115 *** INP: A===DATA PATTERN 
01:~~:;0 0 () :t 1 l> ~********-~**~~*~*~**** 
01:3BO 00l.17A :10 E:E DE :3 0 0 D A t\~~MTST LOX BT ART 
01390 0 0 :L :l ~lA :JOC:L C6 80 A LDE: :~128 
01.400 () 0 11 (~ * E:= COUNTER 0 :L .q l () 00l20A :3 o c:3 .'::t7 f.l () A Wl~ITE BTA ,x+ 
Ol'lll () 0 1 ;?. :L :* ~3TORE D~~TA IN F~AM 
I] l .(t ~l 0 OO:L2ZA 30C5 :1.3 ~3YNC 
0 :1. 'l40 0 0 t;~3A :rnc6 5A DECt::: 
o i 4:~0 0 0 :L:24A :30C7 26 FA :30C3 cr--..!E WH:ITE 
0 l"l70 0 0 1. ;~~3A ~l O C<"y DE ]()()[) A L.DX STARr 
0 l l~>]() 0 0 L.?.·~>A 30CC C6 fl() A LDt:: ~~ :L 28 
01~50 0 0 0 i;~?.~ 30CE Al BO A F~Er~D CMF'A ,x+ 
0 :l ~j () :L 00128 ::« CDMF'Af~E Df~T.~ w:tTH F'.i:;M 
0 l ~:520 0 0 l. ~~9A 30DO t:3 '.:>YNC 
o 1 :;:lo OO:t30A :30Dt 27 03 :30D6 r:::EC~ Cl<CNT:L 
0 l ~54 (l 001]:lA :J 0 D:l [:I) :3 0 DA ~. -..J ~:> F~ F'F..:NT 
0 :t ~.7j~=j 0 0 0 l :3~?A 30[)6 ~SA Cl<CNT1 DECB 
0 :t. ~3\':.I 0 0 0 l. ]:31~ :l ()1)7 ~:6 F!:; :~~OCE CNE F'.Ef'1D 
] 1 •::·-7 () l ._JI • 0 0 l3 ·qA 3009 ~J9 F~T::i 
~ 
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01600 ()(I 1. :l~.:; *********************** 
01·~> l 0 OO:L:Jb )tOtOK PF~NT SUE:l~OUTINE 
01.1.)20 0 0 l :~7 **~~ PF\: TNT El:'\F~DI:'\ ADD!=~~ 
() :L lj:~ 0 00138 )001< AND TEST TYPE 
0 l 6 '10 001.:]9 )t(*)fr'. INF'! x·-· ·-· NEXT ADDH 
I] 16~50 00140 **********~************ 
O:l.6BO 0 0 l ""+ l(l 3 OD1~, :36 :L 0 ~·. Pf~NT PSHU x 
() 1690 0 0 :L '~2A 30DC BE ~Hl 0 0 A LDX .ft-LAE:EL 
01.700 0 0 1 't:3A ~lODF BD F024 A ~JSH XF'DAT1~, 
0:1.701 0 () :L 4 ~+ )K DISPLAY LAE:EL 
017:1.0 0 O l -'°?~),~, 3.0E;~ Bb :30 oc r-, L.Df·~ TYPE 
017?0 OO:l4bA :3 0 E~5 [:() FO:LB A ,JF)I~ XDUTCH 
0:1.730 0 0 l '+ 7 r-. :l 0 ED Bl.> .·-. " f.-1 1...DA :I: I fo .. :~1-1 "!' 
0 :I.)' if 0 0 0 :l ·qE~.~ :30E1~ [:[) FO:LB A ,J~;1;~ XDUTCH 
o :t. l~:;o 0 0 l. 'f9A ~~OED B6 20 A L.DA :a:1~ 2 o 
01760 0 0 :L ~.5 0 A ::::OEF [:[) FO:Lfl A ,J~3(~ xnu·rcH 
01770 0 0 l ~-~ :t. A :l 0 F~? :37 :l 0 t-1 F'ULU x 
01790 0 0 :L ~-=j~~f~ 30F"·+ :w lF A LE1~X -- :l 'x 
o :1.no o 0 0 l ~:; :3 (.) ]0F6 BF 3013 ,~, STX El:;~F~DF: 
Ol:JlO 0 0 l ~.5!.::;~~ :30F9 E:6 :] 0 :I.:~ A LD'~ EF'.F:OH 
O:J.Bll. 0 0 l~.~6 * GET MSB E:YTE 1~ DD F\: E ~:; ~3 
() :l fl;: 0 0 0 l ~.57<-~ :30FC E:D :l:LOB A ,_1~31;: PF~N1~lf:)C 
0 :I. D~3 0 0 0 :I.SB,~, ]OFF [:f., :~{ 0 :l. 't f.-1 L.Df."~ EF'.f:~DF'.+ :J. 
Ol:J]:L 0 () :L ~:; <'7' ~ GET LGE: BYTE r.~DD f:~E~:;::) 
0 :1. P -·~{ 0 () 01. 6 0 f.-1 ]lo;?. BD :3 :I. 0 D A .J f:H~'. F>F:N;~,E;C 
o tn(.»O 0()16 :1. (.~ 31. ()~) ~]0 () :I. {~ Lt::tlX :I.' x 
0 l B(~:s :t. () 0 :1.6~·~ )G( ')'.'·-· ~ ·. ·-· NEXT i~·, DD F~ ES~'.> 




0:1.900 001.64 ************~*****#.~* 
0191.0 OO:L65 *:.-4<* F'f;'.NASC BUE:F\DUTINE 
01920 001.66 **)k PRfNT E::tN TO ASCII 
019~)0 00167 *** INPUT: A= ADDREBS 
01.940 00168 ***~*~~~•w~~~****~**** 
01970 00169A :3108 36 O't A F'RNASC PSHLJ B 
0 l <tBO 00l.70A 3:LOA :LF 89 A TFH A,B 
01990 00171.A 310C 8.ll FO A ANDA #~t>F 0 
Ol<.~91 0 0 1. 7~! * M1~S~( IN i:::rr .q-7 
02000 0 0 :L 7:lA :310E 4"1 L~:>l;'.A 
o;~o o 1 () 0 l. 7 '1 * SHIFT [:.q TD [:0 
0201.0 OO:t75A ~3:t. OF .q.q LSl:;~A 
02020 00l.76A 3:L:l0 44 L.SF~A 
ozo:rn 00177A 31.l:L 4"+ LSF~A 
0 ;~ 0 .q 0 0017BA 3112 81 09 A CMF'A =1:9 
020~:;0 00t79A 31.14 2E 05 :311. B BGT Alt='HA1 
0 ::~ 0 6 0 OOl.BO * :IF>9, ALPHf:..E:ET 
02070 OO:tB1.A 31.16 8E: :rn A ~~DDA ~~~~30 
0 ;~ () 7 l. 0018~~ )I( :rF<==, NUME:EH 
02080 001B3A :3:1.18 7E 311D A ,JMF' PF~TN:t. 
02 () <yQ 001B'lA 3111:: BE: 37 A ALF'l-IA1 ADDA :1:~>37 
02:1.00 0 0 :LB!.:;A 31.1.D E:D FOl::l A F'F-.:IN.1 ,J~31~ XDLJTCH 
0;~120 001B6A 3:l20 :LF C?B A TFF~ t::' A 
02.l:?O OO:L87A 31. ;~~~ B"l OF A ANDA ~~~~OF 
0~~131 00188 * Mf-lS~{ TN E:IT 0·-3 
0 2 l .(~ 0 0 0 :U39A :3 :1. 2'1 81 09 A CMF'A ~~(~ 
0 ;~ :L ~.s 0 00l.90A :U26 ~:E 05 :~l.ZD E:GT t-1LPH,~12 
021.?0 00191.A 31.ZB DE: :lo A ADDA i~~:30 
O?:L80 () 0 l. 9~!.~ :1 :l '2.A 7E :3l.2F A ,.JMP Pl:;:INZ 
021.'?0 0 0 :L 9:~A 31. ;~[) OB 37 A AL.PH1~2 ~~DDA it-~~37 
0 ;~~?. 0 0 001.9'lA ~ll2F BD F01B A PF\'.TN2 '"J f:> R XOUTCl-I 
02~?1. 0 0 0 :l 9'.:.:A 31.3~~ 37 0'l A F'l.JL.U B 
0?220 00l.96A :n3-'+ 3<jl l:"\TG 
0'2.2:10 0 () :L 97 3015 A END TEST 
APPENDIX F 
CClvlPUTER "i" COt-MUNICATION PRffiRAM 
0 ()() :L 0 ()(I 0 () :L 
00020 00002 





0 0 0 EHl 0 0 0 0 fl 
00090 00009A EDOO 
OOl.00 OOO:LO 
00110 OOOl.:LA EP01 
00120 OOO:LZ 
0 0 l :3 0 0 0 0 :1. :3 A ED"+ 0 
001'+0 0001'+ 
OO:L50 00015A ED~1 
() 0 1. ~) 0 0 () 0 1 l> 
00170 0001.?A ED80 
0 0 l. ElO 0 0 0 :L B 
0 D :l <; 0 0 0 0 1 91~ ED B 1. 
00200 00020 
0 0 ~~ 1 0 0 0 0 ;~ :L A ED C 0 
() 0 2 ~~ () 0 () 0 2 2 
0 0 ~! :3 0 0 0 0 2 :3 A ED C l. 




o o 2 em o o o 2 EJ 
0 () ~:<7 0 () 0 (I;~<.~ 
o o :rn o o o o :3 o 
0 {) :3 :l 0 0 0 0 :u 
0 0 ~~ 2 0 0 () () ~3 z 
0 () 3 :3 0 0 0 0 :] :3 
0 0 ~~ 'Hl 0 0 0 3 4 
0 () :3 ~:; 0 () 0 0 :1 ~5 
0 03t'>O 0 0 036 
o 0370 oo o:J7 
0 03El0 0 0 0:18 
00:390 0003<;' 
00.ifOO 00J}40 
0 0 4 :L 0 0 0 0 '+ :L 
OO.if20 00042 
0 0 .q :3 0 () 0 0 '+ :3 
0 0 ·~F+ 0 0 0 0 4 '+ 
0 () .q 5 0 () 0 0 'f 5 
() 0 .q 6 0 0 () 0 4 l> 
OO"l70 OOO'l7 
0 0 .(+ 8 0 0 0 0 "+ B 
0 0 4 9 0 0 0 0 '+ <.~ 
0 0 !5 0 () 0 () 0 ~:; 0 














'* SHARED MEMOt\Y FDR CO: 
* A SMPHT:L RMB :L 
* SEMAPHORE, CO TO C1 
A SBUFT:L l~HB 63 
* MSG BUFFEf\'., C 0 TO C 1. 
A SMPHF:L RHE: l 
*= SEMAPHORE, CO FROM Ci 
A SE:UFF1 RMB 63 
* MSG BUFFER, C 0 FF\DM C :L 
A SMF·l-IT~~ l:;~ME: 1 
* SEMAPHORE, CO TD CZ 
A f>E:UFT~~ l~MB 63 
* MSG E:UFFEf\, C 0 TO CZ 
A SMPl-IF2 F!HE: :l 
* SEMAPHOl~E, CO Fl;:OM CZ 
A SE:UFFZ F~HB 6~l 
* MSG BUFFEF\, CO FF<C)M C~~ 
**#***~*********~*-~*~~* 
* SHf.'11;:EO MEMQl;:y FOF< C 1 
***********~**)t(****~**** 
* OHG ~~EDO 0 
*******************~*~** 
** ~3MF'HF :L F<ME: 1 
* BEHr:'~F·HOF<E, C :L FF\DM C 0 
~t::* ~:>E:UFF :L F~MI:: b:J 
* MSG E:UFFER, Cl. FJ;:OM CO 
** ~3MF'HT:L F;~ME: 1 
:ite Ct TCJ CO 
>tOK GE:UFT 1 F<ME: 6~J 
* Cl. TO CO 
*****~****************** * OF\G ~;EE 0 0 
***~~***~~*********~**** 
** SMPHT2 RMB 1 
* C1 TO CZ 
** SE:UFT2 r;:ME: 63 
* Cl TO CZ 
~• SMPHF2 RMB 1 
~« C :L FF..:OM C2 
** SBUFF2 RMB 63 
* Cl Fr\OM C2 
0 [l~):l 0 0 0 051 
00520 00052 
0 0~330 () 0 0~:;:3 
0 0 !.54 () 0 0 0 ~5"+ 
0 05~;0 0 0 055 
0 0 !.:j t> 0 0 0 0 5 ~) 
0 0 ~5 7 0 () 0 0 ~-~ 7 
0 O!.~j80 0 0 O~SEJ 
00~590 00059 
0 0 t'> () () 0 () 0 6 0 
00610 00061 
0 0 6 ;~ 0 0 () () 6 2 
0 0 6 :3 0 () 0 0 6 :3 
0 0 ·~)ii 0 0 () 0 6 "+ 
00650 00065 
0 0-f>l>O 0 0 066 
00670 00067 
0 0 t) fJO 0 () 0 6 8 
0 0690 () 0 06<~ 
00700 00070 
00710 0007:L 
I) 07~~0 0 () 072 
0 07:30 0 0 07:3 
I] 0 7 '+ 0 0 () 0 7 .q 







0 Ofl;~o 0 0 OB2 
0 08:30 0 0 083 
0 0 B '+ 0 0 0 0 8 "+ 
0 0 D ~:; 0 0 0 0 fl 5 
0 OEU,O 0 0 086 
00870 00087A 3000 
OODEHJ OOOGBA 3002 
. 0 0 B 9 0 0 0 0 fl<~ 
00900 00090A 3003 
00910 0009:L 
00920 00092.A 300'\ 
oo<;-30 00093 
0 0 9 '+ 0 0 0 0 9 4 A ~3 0 0 5 
00950 00095 
00960 00096A 3006 
00970 00097 
0 09BO 0 0 09BA :30 07 
0 0 <_t 9 0 () 0 0 9 (~ 















)I( SHAF\'.l::D MEMORY FOR r.? 
*********************•** 
* ORG $ED80 
*~***~****************** 
** SMPHF1 RMB 1 
* CZ FF~OM CO 
** SBUFF1 RMB 63 
* CZ Ff\DM CO 
** SMPHTl RMB 1 
* C~! TO CO 
* Sl::UFT1 RMB 6:3 
* C~! TO CO 
*********~**)I(*********** * ()f~G $EEO 0 
**************~***~***** 
** ~3MF'HF2 F~HI:: 1 
* CZ FF.:ClH C1. 
** ~3E:UFF2 F~ME: 6~) 
* C2 Fl;:OM Cl. 
)4()1( !3MPHT2 F~ME: 1 
* CZ TO C:L 
:«:.c E>E:UFTZ F~ME: 6~) 
* CZ TO C1 
*********#~*****~~******* 
OF~G ~~3 0 0 0 
********************~**~* 
A XPDATA ECUJ ~l>F024 
* DISPLAY STl;:ING SUB 
A XINCHN EQU ~~F 0 :l ~:; 
* F..:EAD ~(EY SUE: 
A XOUTCH ECHJ ~l>FO :l.B 
* DISPLAY ONE CHr-·,R ~3UE: 
A XPCRLF EQU $F02:L 
* DISPLAY CR & LF rnJt:: 
A XPSPAC EQU $FOZA 
* DISPLAY SPACE SUB 
A COUNT FOB 2 
A SUH RMB 1 
* FOR CHECI< SUM 
A ~3ENDFG HME: 1. 
* TO BEND FLG : i:: 0 ==C :L ' B2=C2 
A TEF~M~<Y RME: 1 
* TEF\M"INAT:ION l<EY 
A REOFLG RMB 1 
* USER REQUEST FLAG 
A E:OTHFG RME: 1. 
* 1=80TH COMPUTERS 
A NODEFG RMB 1 
* :L=-ND DELETE l<EY t-1L.LOWED 
A DSPCNT RMB 1 
OlO:LO 00101 
01020 00102A 3009 
0 J. () :3 0 0 0 1 0 :3 
01060 0010~A 300A 
01.070 001.05 
0 :L 0 El 0 0 0 :L 0 bA :3 0 0 C 
0:1.090 001.07 
0 :L l. 0 0 0 0 :l OBA 30 OE 
Ol:l:lO 00:1.09 
01120 00110A 3010 
0 1. l :3 0 () 0 1. 1 :L 
o :L 1. '+ 0 0 0 :L 1 2 A 3· 0 4 F 
0 :l. l 5 0 0 0 11 :3 
0 :l l t, 0 0 0 l 14 A :3 0 8 E 
0 :t.170 0 0 l. l.5A 30CD 
0 1. l B 0 0 0 :l 1 ·~>A ~31. 0 C 
I] l l Cf Q () Q j_ 1 7 
01200 0011B 
01210 00119 
0 1 ;;~ 2 0 0 0 :L 2 0 A 3 :HJ 4 
0 l Z 3 0 0 0 l. ~~ 1 A :l :3 3 :1 
012-'Hl 0 0 :l2L~A '..33~~4 
01250 00123A 3368 
0 l ?l> 0 0 0 :L Z4A 336<t 
(I l ::7 0 0 0 l ~~~5t-1 :~:3<1~~; 
0 :t:ZEW 0012.!>A :3396 
0 1. ~~ <t 0 0 0 1. 2 7 A ~J 3 CC 
0 :L :~ 0 0 0 0 l 2BA :3:3CD 
01310 00129A 33EC 
01320 00130A 33ED 
0 1 :3 :3 0 0 0 l. :u A :3 4 :l 1 
01340 0013ZA 3412 
0135 0 0 0 l. :1:3A ~i"l3E 
01360 00134A 343F 
01370 00135A 3468 





















* ME~>SAGE CNT For~ DISPLAY 
A Ef~HDFG l:'\ME: 1 
* 1= MESSAGE ERROR 
A 8UFPT FDB 2 
* RECEIVE BUF POINTER 
A DSPPT FDB 2 
* IYtSPLAY MSG POINTER 
A ENDBUF FD8 2 
* END ADDF~ FOR RECE:rv E:UF 
A NE:LJFR 1 f'\ME: l>:3 
* NEW MESS1~GE E:UFFEI;: 
A CJE:UFR 1 F<ME: l,:3 
* OLD MESS1~GE t::UFFEI;: 
A NBUFl;:Z RME: 63 
A DBUFH2 1;:HE: 6~J 
A 1;:ECBUF F~Mt:: 5 0 4 
)K i::UF FOF\ 1;:1:.cv MEBSACE 
~~~* INSTRUCTIONS ~****** 
)K 
A TNSTR1. FCC /WOULD YClU 
Lil<E TD CF\EATE A MES~>ACE 
? ( Y OR N )/ 
A EOTl. FCB 4 
A INSTR2 FCC /MESSAGE 
E::DUNDAl;:Y : MAXTMUM bl 
CHl~f~1~CTE1;:~) PEF~ MES~>ACE. I 
A EOT2 FCB 4 
A l:NSTR3 FCC /~HAT TS 
YDl . .11;: MES~)1-'\GE TEl;:MIN1~ TIDN 
CHAF<ACTEI;: ? I 
A EOT3 FCD 4 
A INSTRll FCC /THE DEST--
INATION IS Cl (1), CZ <2> 
01;: DOTH ( ~J ) ? I 
A EDT'+ FCE: .q 
A INSTR5 FCC /ENTEF'\ THE 
ME~3SAGE TYPE. < O·-:l). I 
A EDT5 FCB 4 
A TNSTR6 FCC /ENTER THE 
MESSAGE <MAX. 61) - I 
A EOT6 FCB "+ 
A INSTR7 FCC /MESSAGE 
FDR C2 HAS NOT SENT. 
PL.EASE WAIT !/ 
A EOT7 FCB 1 
A TNSTR8 FCC /MESSAGE 
FDF\ C 1 HAS NOT SENT• 
PLEASE ~A:rT ! I 
A EDT8 FCE: "+ 
01380 00136A 3"16C 
0 l.:390 00137A 34A2 
0 1·<+0 0 0 0 :L 3 BA :3 .q A :3 
0:1.410 00139A 3.q£:5 
01"+20 0 0 :L40A 3'+B6 
01430 001"11A 34C6 
01~40 OO:l"+2A 3.lfC7 
01450 OQ1q3A 3401 
0 :L ·<ft> 0 0 0 :L 44A :34D2 
01470 00145A 3504 
01480 00146A 3505 
0 :l. 4 9 0 0 0 l '+ 7 A 3 5 3 7 
0 :l ~.~.; 0 () 0 0 :l .q 8 
0 :t ~5 l 0 () 0 :1. i+ 9 
0 l ~=j ;~ () 0 () :l 5 0 
0 1. ~) :3 0 0 0 ]. 5 :L 
0 1 !_:; "·+ 0 0 (} :t 5 2 
0 l ~5~.S 0 0 0 1 ~5:3A 3~5:38 CE 
0 :L ':;~) () 0{)1 ~54 
0 l ~57 0 0 0 l. ~i~5A ~l53E: BE 
0 :l ~:;EJQ 0 0 :l ~5~'>A 3:;3E CC 
01590 00157A 354:1. FD 
0 l ~:i 0 0 0 0 l ~:iBA :3~j4"1 t!>F 
0 :I. 61 0 () 0 l ~:; 9 
0 :L 6 ;~ 0 0 0 :l 6 0 A 3 5 "+ 6 E: 6 
016:30 0 0 l.61 
0 lb-'+0 00162A 3549 26 
0 l 650 0 0 l.6:3A ::j5"\E: 7A 
0 :L~il>O 0 0 l64A :3~5'+E 7A 
0 l 67 0 0 0 :t. f.,~.=;A :1~351 E:6 
0 :L f.)tlO 0 0 :l f.:.c:~>A 3554 E:A 
0 :1. 6 c7 0 0 0 16 7 
01700 00168A 3557 26 
0 17 1 0 0 0 l t» <.~ 
01720 00170A 3559 CC 
01.730 0017:LA 355C FD 
017'+0 0 0 :l 72A :355F FD 
01.7~50 () 01. 7~3 
0 17 f.> 0 0 0 :L 7 .lf A 3 5 6 Z C 3 
0 177 0 0 0 1. 7 ~5 A ~l565 FD 
0 :L 7 B 0 0 0 :l 7 6 
0 1. l 9 0 0 0 17 7 A :15 6 fl B6 













() :3 0 ~i 




~rn o t 
:30 () 0 










A IN~3TR9 FCC /WOULD YDU 
Ln{E TO Cl:;~EATE A MESSAGE 
TO OTHEI~ COMPUTER '? / 
A EOT9 FCB 1 
A INSTRA FCC /SENDER 
I.D. IS C / 
A EOT10 FCB 1 
A INSTR8 FCC /MESSAGE 
TYPE IS I 
A EOT11 FCB 1 
A INSTRC FCC /MESSAGE = / 
A EOT12 FCB 1 
A INSTRD FCC /** WARNING 
** YOU HAVE: SENT 61 CHAl~S/ 
A EOT13 FCB 1 
A INSTRE FCC /1. CREATE 
A ME~>SAGE 2. DI~>PL.AY A 
MESSAGE I ? I 
r-, EDT 1 i+ FCE:: 'i 
*******************~***** 












A CLEAR cu~ ,x+ 
* CLF~ LOCAL. FLG 8.. i::UFFER 
A LDA CDUNT+:L 
* COUNT+-1 ·- L~3B CNT 
E::NE CLE1~F: 1 
A DEC COUNT 
A CLEAR1 DEC COUNT+1 
A l...DA COUNT 








* BOTH BYTES =O? 
E:NE CLEAF~ 




* SET END BUF ADDR 
ADDO #50"+ 
STD ENDE:UF 




01.810 00l.79A 3~560 :L :3 SYNC 
01B~~0 0 () :U30 * WAIT FOR INTEHl;:UF'T 
018~30 001B:LA 356E E:7 ED40 A STA SMPHFl. 
01B'+O 00182A 3571 13 SYNC 
0 l.8~50 0018:3A ~4572 [:7 EDBO A STA SMPHTZ 
01860 0 0 :U3.l.fA :357~5 1:1 ~3YNC 
01870 () 0 1 El~5'~ :157 I.> [:7 EDCO A STA SMPHF2 
01:3E10 OO:LBbA 3~j7')> 1.3 SYNC 
01.890 001.B7 )k 
01900 OO:L8BA :357A E:6 30 OEl A MENU LD1~ DEF'CNT 
O:l.910 0 0 l. B <.f * Q:=:N(J MSG FOH DISPLAY o 1 i:-;;~o OOl<iOA :3~=j7D :27 1. 3 :3592 E:EC~ MENUl. 
0 1. <.t:3 0 001. 9 :l '~ ~l~::j?F BE ::::~so ~5 A MENU~~ t...DX :l:IN~3TF'.E 
019.qo OO:l?2A :3!:j82 E:D F 0 2"+ A \JGI;: XPDAT~~ 
o 19~:;0 () 0 l. 9:3 )k DTf:>PL.1~ Y MENU2 
01960 0 0 :t ·:t4A 3:;o~s t::[) FOl~~; A ,_I~~; 1;: XINCHN 
0 :l.<17 0 0019~5 )k F~'.FtlD l<EY 
0 l ".,.'El 0 0 0 :L 9\~·>A . J~jDB 01. ] :L A CMPA 1~ I 1 
01990 0 0 l. 97r-l :l ~:;~3r., :?.7 :L !:j :3~~ A :l E:En D~~PINf:) 
02000 00l9B ~ ~<EY:== :1. , CF~Ef-'1TE MEt>~3t1CE 
0 ~~ () :l 0 00199A ~i~58C B :l 32 A CMPf-'1 :I: I ~~ 
0 2 0 ;~ () 00200A 3~jflE Z7 1<~ :3~:;A9 E::EC~ D~3F'LAY 
()? () ::3 0 00201 )k l<EY==2, DT~>Pl...~1 Y ME'.:)f)ACF 
020 "+0 00202A :3590 20 lf~ :J~SAC E:l~~A F~ECEV 
0 ;~ 0 ~3 0 0 0 2 ():Jr-, ~l~5<.t2 BE 3]04 (.:·1 MENU1 L.DX :U:TN~3TI:;~ l 
02060 0 0204f~ ,..,I:" \.l c~ .~._17,J E:D F 0 2'f A \J~31;: XF'DtlT~~ 
o;?.o7o 0 0 ~: 0 ~5A :15<;-n [:I) F 01. ~5 r-, ,.JSH XTNCl-IN 
O'ZOtlO oo:~o.~,A 359[: n 1. ~)9 A CMF'A ~~I y 
0 ~·~090 OO?O?A :$~:59[) 27 0 ""> L. :1~;A1 E:En D'.:;PTN'.3 
02100 OO?OB )I( l<EY::::J., CF<EATE ME~~~3~1CE 
02110 0 020?t1 ]~j9F ~: 0 OE: 3~)AC E:F~(.~ F:ECEt,,.1 
o 21 ;~o 0 0 ~: l 0 :« 
0? l :30 (} (121.11~1 :l5Al no :35BA A D~3PTNB \.JSF~ (.1CPM~;G 
0 ~~ l "+ () 0 0~:12 :« ACCEPT ME~3~3AGE ~iUB 
0 ;~ :l !.5 0 0 0 21 :3t-1 :35A"+ BD :371. c A \.JSE~ SENM~3G 
() 2 l !.> () 0 0 ~: :l "f )I( SEND MESSAGE r:::ui:: 
02170 0 021 ~5A :1~:5r.·,7 ~:o 0 :~ :l~)AC E:f~A 1;:ECEt.) 
02 l. EH> 0 () 2 :L .!> * 
. 0;~1 c;o 0 OZ:t.7~1 ~J5A9 E:D 3907 A D~3PL.AY J~)f~ D~)F'M~~;C 
() ~?.20 0 002tB * DISF'LAY HE~;::;AGE sut:: 
0;~210 0021.<.~ * 
022~~0 0 0~:20A 35AC E:D 37E:D A 1;:ECEV dBi~ F~ECM~>G 
0 =~2:30 0 0 2;~ :l * l~~ECEIVE MESS1~CE ~3UB 
0 ~?.2'+ 0 0 0 ~:2L~A :35AF E:f.> 3003 A l..DA f>ENDFG 
o =~z~s o () 0 22:3 * O=NO SENDEF~ PEND:I:NG 
() 22t°>0 o o~~z .qA 3:j[:2 27 03 :3~5E:7 E:EQ DDNE1 
0 =~~:7 0 0 02;~~5A 3~_:;1::'+ F:D :371. c A \.JSF\ ~3ENM~3G 
022BO 0 0~~26A :3~j[:7 7E 3~37A A DONE1 ,JMF' MENU 
n2~~90 () 02;~7 * 
84 
02:100 00228 ************~********~*** 
02:310 00229 *** ACCEPT MESSAGE SUE: 
02320 00230 *** USER Cf\EATES ME!3SAGE 
02330 o oz·:it *******•***************** 
023'+0 0 0~!32 * 
0 2:3~50 0 02:1:3A 35\::A BE 3~334 A ACF'MSG LOX =t:INSTR2 
02:]t>0 OOZ:34A 35E'.:D E:D F 02."+ A ,JSR XPDATA 
0 ;~:3? 0 0 0 2:~~5A :l~5CO BE :3~l6<.~ A LOX :l:INBTI~~) 
0 2~3f:l0 0 0 ~::3bA 35C:3 E:D F02'i A J SR XPDATA 
02:390 00237A 35Cb BD F015 A .JSF~ XINCHN 
02400 0 0 ~!3~3A 35C9 E:7 300-'i A BTA TEF~M~(Y 
02'+10 00239 * SAVE TEF\MINATTDN CHAI~ 
0 2: /.+;~ 0 00240A 35CC 8E ~l396 A TRYE-~GN LOX ~tIN~>TF~4 
0 ;~4:3 0 0 02"• :l A 35CF BD F02'l A '-1SR XPDATA 
024Lf O 00242A 35[)2 E:O F015 A ,JSR XINCHN 
0;~4~5 0 0 0 '2 .tt :3A 35D5 B:L :31. A CMF'A :t' l 
o 2-<+t>o 00244A 3~;07 27 06 :3~5DF E:EQ ClFFA~>C 
02470 0 02ii~3A ~}51)9 2D F1 3~:;cc E:LT TRY~"-'CN 
0 2/-f tW 0024bA 350[:: 81. ~l3 A CMPA #'3 
0?'+90 () 0 2'+7 * l<EY ·-· 1-:3? 02!:;0 o 0 02·qclA :35()0 2E ED 3~5CC E:GT TF\YAGN 
0;~510 0 02'+9A 35DF BO 30 A OFFASC SUE:A :1:~>3 () 
02!520 0 02~50A 3:;E1 E:7 :was A BTA HEQFLG 
0;~530 () 0 2:~ :L )t( S1~VE RE(~lJESTED I. D • 
a 2~:;'+ o 0 0~!5ZA 35E .. 1 E:4 :10 03 A ANDA SENDFG 
0 ;~~j~j 0 o o z5:3 * COMP,~1RE W/ SEND F'ENDtNG 
() 2!.56 () 0 02~5'+A :35E7 1.F tJ<, A TFR A' E: 
02~570 0 02:;~5A 3~5E9 27 ZE: 3t>l6 E:EQ GETMBG 
0 2!.~}El () 0 0 ~:5~'>A 35EE: E31 01 A CMF'A i~ :L 
0;~590 00257A 35ED 27 oc 3~5FE: E:EQ DSPL:L 
02~>0 0 o o~:ss * PF\EV MSG TO C:L NOT SEND 
o;~6 lo 0 0 ~~5'tA 35EF 8E :3'+ 1. ~~ A DSPL2 L.DX :l::I:N~3Tl:;~7 
02 1520 00260A :3~jF2 [:0 FOZ'i A ,JSR XF'D,~TA 
026:30 0026:LA ~i5F5 C:l 03 A CMPE: :I:~) 
026.lJQ 0 026::~A 35F7 '2.7 02 :35FB BEQ DBF'L1 
026~50 0 026:3A :l~5F9 20 06 360:t E:RA 1;:ECHJST 
0 2~>i> 0 00264A 35FE: BE 343F A DSPL1 LDX #INSTHB 
o;~670 0 02l>~5A :t5FE BD F02'l A '-JSF\ XF'DATt~ 
0 2~·>El0 0 0~!6(> * 
0;~6<?0 () 0267~l 3601 BE 3.1+6C A F\EQUST LOX =t:I:NBTl:;~9 
02:700 0026BA 360.tt E:D FOZ'i . A ~SR XPDATA 
0 ;~710 0 02i><iA ~l607 E:D F015 A ... JSH XTNCHN 
027~~() OOZ70A 360A Bl 59 A CMF'A ··y 
0 ~~7=3 0 0027:LA 360C 27 E:E 35CC E:EQ TRYACN 
027"'10 00272A 3t.>0E 81 4E A CMF'A •'N 
027~50 0 027:3A 36:l0 :L027 01.07 371E: LBEQ DONEZ 
027 t»O 0 0~!7.1.lA 3b14 20 EE: 3601 E::l;:A F<EGUST 
0;~770 00275A 36 :l t.> [:6 :3 0 () 5 A GETMSG LDA REC~FL.G 
02.7El0 0 0~!7 bA 3b l. <t 1.F B9 A TFR A' I:: 
0?790 () 0 27 7 t-'1 ~16 :LE: BA 3003 A DF~A ~3ENDFG 
85 
OZE30 0 0027C3A 361E E:7 3003 A BTA SENDFG 
02810 0 oz7c7 * UF'DATE SEND FLAG 02820 00280A :3621 Cl 02 A CMF'B 12 
02B30 0028:L * IS CZ THE F~ECEIVEI~? 02840 00282A 3623 27 2E: 3650 E:EQ SETF'T2 
028~30 002B3A 3625 25 05 362C E:LO SETF'Tl. 
02tU>0 OOZB"t * IF .. ·· ... z, Ci IS RECEIVER 
o;~B70 002B5A ::1627 C6 01 A LOE: *1 
02880 00286A 3629 F7 3006 A STE: E:DTHFG 
OZ890 00287 * Cl & 
,.,_ 
L.- RECEI\.'EF\S 
02900 0028BA 362C 8E 3010 A SETF'T1 LOX :ft:NE:UFR1 
02<710 002B9A 362.F 108E :30.qF A LOY :l:Cff:UF~~ :I. 
02920 0 02<7QA 3633 F6 3010 A LDE: NE:UFF~:L 
0 ;~ <.~~3 0 00291 * GET HEADER 
029'+0 0 02<r2A 3636 C'f 3F A ANDE: i~~3F 
029~50 () 0 29:3 )I( M1~S~{ IN Cl-lf"RACTER CNT 
02<:->t,o 0 0~~9'+A 3c>:H3 CB 02 A ADDE: ~t ~·~ 
0 ;~<i7 0 00295 * ·- MESSAGE COUNT 
029El0 002<tbA 3b:lf'.i .~t> 00 A COF'Y:L LDA ,x+ 
0 2<;-9 0 00291A ::36~3C A7 AO A STA ,y+ 
0:3000 0029E3A 3t>:lE 5A DECB 
03010 0 029<tA :16:3F ~~6 F9 36:31~ E:NE CDF'Yl 
03020 00300 * COPY MSG Fl~M NEW TO OLD 
()]0~30 () 0 3 () :l t.'1 3641. [:6 3006 A L.DA E:OTHFG 
0 30 'iO 00:3ozA 3b4~ 8l. () :L A CMF'A ~~ :L 
o :Jo ~:;o 0 0303(-l :l6.qC, 27 OB 3c»50 E:E(J t:.ETF'T2 
0 ::3 0 t,', 0 0030.ifA 36'fB l.OBE 3010 A LOY tNE:UFF~1 
03070 o o:rn~5A :l64C 5F CLF\E: 
0 :3 Ct DO 0 0 :3 0 bA 36.qo 7E :l66A A ,JMF' M~3CTYP 
0]090 () 03071!\ 36~50 8E ~30BE A SETF'T2 L.DX :l:NBUFI~~;~ 
0 :3 :I. 0 0 00]0BA :Jc>5:3 :I.ODE :rnco A L.DY 4~()[:l.JFF<2 
0 :u :L 0 00309A :~6~57 F6 30f:lE A L.DE: NE:UFF\2 
() :3 l ;~ () 0 0 :3 :l 0 * GET HEr.1DEF~ o:n :30 003l:LA 36~5A C4 3F A ANDE: l$~~F 
031. 'tO 0 0:31ZA 3~>5C CB 02 A ADDB #2 
o :n ~:i o 0 031:3A :l6~SE A6 DO A COPY2 LDA ,x+ 
0 ~3 l t.> () 00314A 3bf.> () .~7 AO A STA , "( + 
o:LL70 o o:~ :J. 5,~. 3b62 ~)A DECE: 
o:3l.tio 0031.~A 3t,6:3 26 F9 3<S5E E:NE CDF'Y2 
0~~190 00317A 3665 108E 308E .A LOY :l=NBUFI:"\;! 
03~~00 0 0:31BA :366<~ 5F CLRE: 
O:}~: l 0 0 0 ~l l.'iA :l66A BE :33CD ~. M~3GTYF' L.DX :l:TNGTl~5 
03220 0 0 :32 0 A :3c>l.>D E:D F024 A ,JSR XF'DATA 
0 :12:30 003;~1A 3670 E:D F015 A '"JSR XINCHN 
032"+0 0 0:322 • READ MESSAGE TYF'E 0-3 
0 :i~~5 0 0 0 3:~:3A :}673 81 :30 A CMF'A :f: I 0 
o32c,o 0 0 :32 ·'+A 3b75 27 06 :3670 E:EQ A SCOFF 
0:1270 (} 0 3;~~5,~ 3677 20 Fl. 3t>6A E:LT MSGTYP 
0 :3~~€) () 0 0 :32t>A 367'i B1 ::i:3 A CMF'A t'3 
03~:90 0 03~~7A :l67E: ZE ED :u,6A E:GT MSGTYP 
86 
t) :3~1()0 00328A 3670 80 30 A ASCOFF SUE:A 1$30 
03310 0 03;!<.J'A 367F 'l8 ASLA 
03320 0 0:330 * OFF ASCII & SHIFT E:1 LT 03330 00331A 3680 'H3 ASLA 
033'+0 00332A 3t.>81 48 ASLA 
03350 00333A 36B2 "t8 ASLA 
033\~o 00334A 3683 48 ASLA 
o:i370 0 033~5A 368-'i '\8 ASLA 
03380 0 0 :3~3.!>A 3685 :l6 zo A F'SHLJ y 
0 ~l390 00337 * SAVE. E:UF START ADDR 
03"+00 0 0 :3:3t3A 3¢87 A7 AO A STA ,y+ 
0 :l'l :l 0 0 033<~ * SAVE MSG TYPE IN HEADER o 3 .q;~o 00340A 368<7 4F CLRA 
03'l30 003~:LA 368A 7F 300~! A CLR SUM 
034~() 0034ZA :36BD BE 33ED A LOX tINSTR6 
0 :l'l~S 0 0 0 :l'i:3A 3690 E:D F02'l A JSR XF'DATA 
0 :J·-1~» 0 0 0 :34.:+A :3t.> 93 ~5F CLG.:E: 
03470 0 03"+5A :l694 f:D F015 A l~DCHAR JSF~ XINCHN 
t:r3..:+8 0 0 0 :34 1~) * F~EAD MES~> ACE INPUT 0]'+90 0 0 :~'+ 7 A 3697 E:l :30 04 A CHF'A TEF~Ml<Y 
I) :3~5 () 0 00:348 * IS TERMINATION CHf~I;:? 035:t0 0 03'+9A 369A 27 ~:j8 :it»F4 E:E(l ENDHBG 
03520 00350A 369C 81 7F A CMF'A i$7F 
03~530 () 035:L * IS DELETE HEY? 
I) ~J!.5"'+ () 0 0:3!S2A :369E ;_~7 .-, C" 1._...J :36C5 E:EQ DELETE 
0~1~350 0 0 :J5:3A 36AO 81 OD A CMF'A :t:1HJ D 
03~:-i~'>O 0 () :3~5~ * IS C{~RRl:AGE RETLJHN l<EY? 0:1570 0 035~5A 36A2 26 07 3~»AE: t::NE STOF\E 
0 3~.~jO 0 00:35bA 3bA"l •.]6 () 2 A F'SHU A 
0 ]~:59 0 0 03~)71-'.".\ :J6A~> E:D F021 A '"JSF\ XF'CF..:L.F 
03t:.0 0 I)() :3~_jfl * CR & LF su1::RCHJTINE 0] .:S l 0 0 0 :J~~9A 36A9 :37 02 A F'ULU A 
0 :J.~)? () 0 o:J.:'JOA 36AD 1~7 AO A STDF<E STA 'Y·+-
03630 0 o:~61A 3(j1~D BE: ~10 02 A ADDA SUM 
03b'f 0 0 03lJ2A 3t>B 0 E:7 3002 A STA SUM 
03650 () 0 ~31.,:3 * STORE CHAR 8. ADD SUM () :3f.:i~» 0 0 0 :3\S-<f A :3.5[:3 ~SC INCB 
0~~670 0 O:J6~5A :l6E:.c+ Cl 30 A CMF'E: =1:61 
0~3680 0 () :366 * ENTER 61 Cl-IAF~ACTEF\S? 0:1690 0 03~>7A 3,-SE:6 ~:6 DC :169~ E:NE 1;:ocHAR 
03700 0 0 :36::3A :31.>F.::B tl6 07 A LOA i7 
037:LO 0 0 3f.>9A 36E:A E:D F018 A '"JSR XOUTCH 
03720 0 () :370 * F~ING E:ELL o:i130 0037:LA 36E:D BE :3"+02 A LOX :t:rNSTF:O 
037'+0 0 0:372A 36CO 1::0 FOZ"+ A JSR XF'DATA 
03750 0 037:3 * DISPLAY WARNING 
037t>0 00:374A 36C3 20 ~!F :36F'l E:RA ENDMSG 
0~)770 0 0 ~~7~5A 36C5 E:6 :3007 A DELETE LOA NOD EFG 
0 37EJO 0 0 37 t.>A 3bCB ~~6 CA :369'+ f:NE F~DCHAR 
0 :]79 0 00]77 * O=DELETE IS ALLJJW.ED 
87 
O~lBO 0 00378A 36CA (36 1E: A L.DA :t$1B 
03810 0 0:379A 3t>CC E:D FOlB A ,JSR XOUTCH 
O:·H320 0 0 :~EHl * ASCII 'ESC' CMD 03830 00381A 36CF 86 ~B A LDA •'H 
03(340 00382A 31.>Dl. E:D F018 r-. '-JSH XOUTCl-1 
03B50. o 0:3s:l )k MDVE CUl?SOI~ TO LT 1 
03860 0 0 :~E~4A 361)-l.J 8b 1E: A LDA :t1> 1 B 
o:3D70 0 0 :38:;A 3C>D6 E:D FO:LB A JSR XDUTCH 
038BO o o:mt..A ~~61)9 Bf.) .c+:i A L.DA :I: I c 
03fl90 0 0:387A 3<!>DE: E:D F01B A JSR XDUTCH 
O~l90 0 0 O:JBB * CL.EAi;: CHt-11~ AT cu1;:::>DH 
03910 0 0:389A 36DE :i1 3F A LEAY -1,y 
03920 00390 * UPDATE F'OTNTEF: 
03930 0 0 :39 l. A 3f.>E0 E:6 3002 A LDt-1 SUM 
0 :~<i4 0 0 (I ~~92f.'1 ~~6E3 A2 A.if A EDCA ,y 
03950 00393A 3f.,E5 [:7 ::w 02 A STA SUM 
(I :$91.> 0 0 0 :~94A 36EEl 5r-1 DECI:: 
03970 0 0:39~; * UPDATE SUM 8. Cl-lt-1f~ CNT 
0 :l<?B 0 0 0~~96A 36E9 ,..,"7 ,_, O'"'> L. 3t.>ED E:E(~ NODEL.F 
0:3990 0 0:397 * IF CH~~d;: CNT~:o, NO DEL 
Qil(} 0 0 0 0~~9BA 36E:E: 20 A7 ~~t",94 E:HA l~DCH,~1R 
0401.0 0 0:399A :36ED B6 01 A f'.!ODELE LDA i :L 
o.1rn20 00.lfOOA 36EF B7 :3007 A STA NOD EFG 
0 .q 0 ~~ 0 0 040 l.A 36F~~ 20 AO 369.lf BPA RDCHAF~ 
Q.c'i040 0 040~~A ~l6F"'f 73 300Z A ENDMrn; COM SUM 
040~-~o o o '+ o:~ )I( COMPLEMENT CHECI< SUM 
0 "+ () 6 0 0 0 ..q () 'lt-1 36F7 D6 300Z A L.DA BUM 
04070 0 04Q~jA :3<!>FA A7 A4 A STA ,y 
0'HH30 () 0"+061~ ::l6FC 37 .zo A F'ULU y 
04090 0 O•t 07A 36FE E~' A4 A Ol':E: ,y 
0-"+:L 0 0 00.lfOB )I( SAVE CHAI~ CNT IN HEADER 
041.lO 00409A 3700 E7 A4 A STE: ,y 
0"+120 00410A 3702 [:6 3006 A LDA E:OTHFG 
041.30 00411A 3705 B1 01 A CMF'A •1 
O'H40 00'+12A 3707 26 15 371E E:NE DClNE2 
041.50 0 0 41 ~~A :37 0 <t BE 3081:. A LDX ·tNE:UFF,:z 
0'H60 0 Q·qj, 4A 370C :t08E 3Dl.O A LOY :l:NE::UFR l . 
04170 00415A 37l.O F6 ::JOSE A LOE: NE:UFF~2 
O'+lBO () 0"+ l. 6t-1 371~) C"+ 3F A .~NDI:: :t<J;3F 
04190 00417 •• MASI< IN CH~aR CNT 
0"+20 0 004:1.t3A 3715 CE: 0 ,., L. A ADDE: :1=2 
042l.O 00419 * CCJF'Y BUFF ERZ TO E:UFFER1 
0 '+~~20 0 0 '+~~ 0 A 3717 A6 80 A CDPY3 LOA ,x+ 
04230 00421.A 371.9 A7 AO A BTA ,y+ 
O'f~~40· 0 0'+;~2A 371E: 5A DECE: 
04250 0 042~J * DEC MESSAGE COUNT 
0"i~~60 00'+24A 371C 26 F9 3717 t::NE COPY3 
04270 00425A 371E :~9 DONEZ RTS 
0 ~t28 (j () 04;~6 * 
88 
04290 00"127 **************-********** 
0.1+:3 0 0 OO'i2B **** SEND MESSAGE SUB 
04~] l. 0 00429 ************************* 
0 "+:32 0 0 0"+30 * 
I) 43~JO 00431A 371C E!6 300·3 A SEN MSG LOA SENDFG 
0'\340 00"+3~!A 371F 84 0 1. A ANDA :1:1 
04350 0 0"l:33A 3721 81 01 A CMF'A ~~1 
0'+3 .. -S 0 OO.tt34 * SEND ME~3S1~GE TCl C1? 
() 4~17 0 0 0 43'.:jA 3723 26 ~7 :37 <!>C BNE C~(EC~(2 
0.lf38 0 OO'f36A 372!5 B6 EDOO A GETSF'1 LOA SMF'HT:I. 
04390 00437 * GET SEMAPHORE 
0'+·10 0 oo.q3BA 372fl :l3 SYNC 
() 4.q :1. 0 00439A :37;~<] lF El9 A TFR A ,,E: 
Q.lf420 0 0"+"+ OA 372E: 84 03 A ANDA :1:3 
I] .q.q3 0 0 0441. * MASI< IN STATLH3 E:0-1 
0'Ff40 0 04.q~:.~. 3720 B1 0:1 r-, CMPA :t::i 
() .4.<f 5 () 00·143 )t( HAS MESSAGE TAl<EN'? 
0'+460 0 0 "+'+'lA 372F 26 :3r:: 3?6C E:NE Cl<ECI<~~ 
04.q7() 0 0 .-~ '1!SA 3731 :t.F 9B A SEND! TFI;: E:,A 
0 't "l ~3 0 0 0 4"f6A :~7~3:3 0'+ oc A 1~1NDA l$C 
04490 00447 * MASI< STATUS E:Z·-~J 
0'+~50 0 0 04'fBA 373::; t3 :l 0'+ A CMF'A =I='+ 
0 ·'+5 :I.() 004~9 * F\ETl~ANSMIT LAST MSG? 
0'+~52 0 0 0 ·c+~.HlA 3737 ~~7 :L 1 374A E:EQ l~E:SEND 
04~330 0 0 "l ~j l. A 3739 1::6 ]() 0~) A LDA SENDFG 
0 't5.LJO 0 0'i5ZA 373C B"+ FE A ANDA :l:$FE 
0 .q~:;~:; 0 00453 * CLR BO FOR Cl FLG 
0 if ~5<S 0 0 0 "+~54A 373.E B7 30 03 A STA SENDFG 
0 4~57 () 0 0 45!:;A 37.q :L 8E ~JO 10 A LDX 1~NE:UFF\1 
0't~5BO 0 0 .q~~6A ~l7 4'+ :LOBE ED 0 :L A L.DY =l:SE:UFT l. 
04!:j9Q 0 0"l~57A :37'H3 20 OD :3757 E:"A READY1 
0 "f6 0 0 0045B )I( SEND NEW MEBS1~GE 
04.~>1. 0 0 0 "l~S9A :37 '+A 8E 30"1F A RESEND LDX iDl::UFF\1 
0'+620 0 O"+t>OA :17"+D :LOBE EDO:l A LOY :l:SE:UFT l. 
0 46:10 0 0461.A 3751 l.F 98 A TFR E:YA 
0'+6--10 0 0 .l}t.»2A ::3753 84 FA A ANDA :1:$FA 
0 4t:>~5 () 00463 "* CLR MSG ERROR E:IT 
0 '+ f.:, t.> 0 0 0 4t'>4A 3755 20 O"f 37~5E: E:f\A 1;:1:.00 
0 4f.>7 rJ 00465 * SEND OLD MESSAGE 
0'+6BO 00'+66A 3757 :LF 98 A READY1 TFR E:, A 
04690 00467A 375<-; 8'i FE A ANDA #~~FE 
0 "+7 0 0 () 0 "+bl3 .. SET SEMAF'HORE=BUSY SEND 
047l.O 00469A ~375B E:7 EOOO A ~:EDD STA SMF'HT1 
0'+720 00"+70A 37~5E :L3 SYNC 
047:io 00471.A 375F l.F B9 . A TFR APB 
0't7'+0 0 0"+7~~A ~l761 BD ~3B97 A .JSR SENDAT 
0'+750 0 0·17~) * SEND MESSAGE 
0'+7 60 0 0"+7"lA :17 \~).q :LF 98 A TFF~ E:,A 
04770 0 0·17~SA 3766 O'i FC A ANDA #~~FC 
0'+7BO 00"+76 * SET SE MAF' HCl RE::: MSG READY 
89 
0'+790 OO"f77A 3768 B7 EDOO A STA SMF'HT1 
04800 00478A 376t:: 1.3 SYNC 
0.1+910 0 0'+7<~A 37 <'->C E:6 3003 A CHEC~<Z LOA SENDFC 
04820 00480A 37~'>F 8'f oz A ANDA •2 
0"+830 0048:LA 3771 81 02 A CMF'A :1:2 
04B't0 00482 * SEND MESSAGE TO ('">? ''- . 0 .IJ850 OO.l\83A 3773 26 .q7 37E:C E:NE DONE3 
04El60 00484A 3775 E' ~ •O ED80 A GETSF'Z L.DA SHF'HT~! 
Qi1870 0 O·<+B~5 * GET 2ND SEM~'PHOF\E 04BEJO 0048bA 3778 13 SYNC 
0'H390 OO·CJ87A 3779 1F 89 A TFF~ A' E: 
04900 00488A 377E: 8'f 0:3 A 1-~NDA 1~:3 
0 'i9 l (I OO"t89A 377D Bl o:l A CMPA :a:::~ 
04920 00490 )I( MESSAGE F\ECEIVED? 
0 .1+93 0 OO.<J91A 377F 26 3B 37E:C E:NE DClNE3 
049'+0 0 O--'l92A :3781 1.F 9B A SENDZ TFI': E: !' i~ 
0 ""+<?~S 0 0049:3A 3703 D'"'f oc A f-'1NDA :1:1; () c 
049~»0 0049.ifA 378~j B:I. 04 A CMF'A :ft:4 
0"197 0 00'195 )t( RETF\AN~>H:rT LAST M~>G'? 
O·q9BO 0 0 49t>A 3787 27 l :l :379A E:EQ F;:EF'EAT 
Q Lf ?C_?Q 00"+97A 37B9 E:6 :3 0 () :3 A L.DA ~3ENDFG 
05000 00498A 378C B"+ FD A f-'1NDA i~~~FD 
05010 0 0 .q9<7 * CLH E: l. FCJI;: C~.?. 
() ~.51) ~~ 0 00500A 378E E:7 :1003 A STA ~>E1'.!DFG 
0 ~~() :30 0050lA :179 l. BE :30BE .~ l...DX =l=NE::UFR;~ 
050"+0 00502A :3794 1. 0 BE EDB1 A LDY ~~~3t::UFTZ 
o~.=; o~s o 0050:3A 37<?EJ 20 OD :17A7 E:f~A l~EADYZ 
() ~_:j 0 t, 0 0050"+ )I( SEND NEW MESE>AGE 
0~)070 o o~;o~sA 379A BE 30CD A F~EF'EAT L.DX :l=OE::UFR2 
050EHl 0 0 ~5 tJ t>A :3790 1.08E ED81 A LDY i~~3E:UFT2 
0~50<.rO o o:;o?A 37A1 tF <tEJ A TFR E:,A 
o ~s :t. o o 0 05 Ot~A 37A:3 B"t FA A fo~NDA ~~~~FA 
05:L:l0 00509A ~l7A5 20 0'+ :;37 AE: E:HA 1;:EDDNE 
05120 00510 * RETRANSMIT LAST MESSAGE 
05:t30 0 051 :tA 37A7 :LF 98 A READYZ TFR E:,A 
() 51. .1+ 0 00512A :37A9 8'+ FE A t-iNDA t$FE 
o ~51 ~so 0 O!S13A :l7AE: B7 EDElO A f\EDONE STA SMPHT2 
W5160 0051.l\ * SET SEMAPHORE===E:USY SEND 05170 0 Q~j15A 37AE :L3 SYNC 
051BO 0 051.~A :37AF 1.F 89 A TFR A "E: 
o~:; 190 005l.7A 37E:1 E:D :3fl97 A ,.JSF~ SEND AT 
05200 00518 * SEND MESSAGE 
05210 0051.<TA 37E:-'+ :LF 9tl A TFR E:, A 
05220 01l520A 37E:6 8'+ FC A ANDA l$FC 
052:.~o 0052:l )I( SET SEHAPHO~'.E=MSG HEADY 
052"i0 00522A :37E:B E:7 EDBO A STA SMFHTZ 
05250 0 052:3A 37E:E: :L3 SYNC 
0 ~S2t.> 0 005?4A ~37E:C 39 DONE3 F\TS 
0~5270 00525 * 
90 
05280 0 052~'> ************************* 
05290 00527 *** t\ECEIVE MESSAGE SUE: 
o5~rn o 00528 ************************* 
05310 00529 * 
05320 00530A 37CO E:6 Eo.qo A REC MSG LOA SMF'HF1 
053:30 00531 * GET SENDER SEMAF'HOHE 
0 5~l-'+ 0 0 05:32A :37C:3 1.3 SYNC 
O~.~:j50 0 053:3.~ ::l7C"+ :LF · 89 A TFF~ A' E: 
0 !.S~]b 0 0053.lfA 37C6 8'+ 03 A ANDA ~~:3 
05:370 0 053~5 * MtlS~( IN STATUS E:0 ·-·1 
0~33EHl 00536 * MESSAGE F~EADY ( :::: ()) 
0~:;3<? 0 00537A 37C8 26 67 3831 E:NE Cl<F~EC2 
05400 0053BA 37CA lF 9B A RECV1 TFI;: E:,A 
0~5410 0 05~l9A 37CC 84 FO (:, ANDA t1>F 0 
054~~0 OO~j.qQ )K CLR SEMAPHORE E:Q-3 
0 ~)4:3 0 0 05"HA 37CE BA 0 1. A Ot\A tl. 
Q~j4't0 00542A 37[)0 E:7 ED"iO A STA SHPHF1 
o ~:;.q~s o 005"+3 * SET SEMAF'HDRE=BUSY RECV 
0!.5.lft'> 0 0054-'+A 37[)3 1 :l SYNC 
0~:;470 0 0 5"+~5A ~l7l).c'f :l F 09 A TFH A' E: 
05480 00~j4bA 3706 BE ED'+ l. A LOX iSE:UFF1 
05490 0 o:;.c+7A 37D9 10t::E 300A A LOY E:UFF'T 
05!.50 0 0054BA 3700 31 21 A LEAY 1,y 
05510 005"t9A 37DF E:D :3BB6 A JSF'~ RECDAT 
05~5;~0 00550 )I( f'\ECEIVE MESSAGE 
05530 0055:LA 37E2 F7 ED40 A STE: SMF'HFl. 
0 :?.:j-'+ I] 0055ZA 37E5 13 SYNC 
05550 0 o:;~:;:3A :-l7E6 B6 :30 O<.~ A L.DA ERF<DFG 
05!.S.~>0 00554 * l.=MESSAGE ERRDI~; IGNClF~E 05570 0 0 ~j5~5t-1 37E9 26 4b 3El:3 :L E:NE Ct<HEC2 
0~5!.::;BO 0055bA 37EE: cc ED.40 A LOO #BMF'HF1 
055<?0 0 05~~7A 37EE E:D 30F1 A .. JSJ;· Cl-ICl<ID 
05t>0 0 00558 * CHEC~{ SENDER I.D. 
05610 00559A 37Fl. 10E:E 300A A LOY E:UFF'T 
056;:0 00560A 37F5 A7 Alf A STA ,y 
0~5630 () 0~j61 * SENDER I.D. IN :LST LOC 
056"+0 0 0~56~~A 37F7 E:6 ::w oa A LDA DGF'CNT 
05t,50 0 056:3 * DSPCNT==B=E:LJFFEF~ FULL 
056~>0 0 0~56.qA 37FA eii 08 A CMPA •B 
05670 0 05b~5A 37FC ~~6 19 3tl:L7 E:NE INCF'\1 
05t!:i80 0056.!>A 37FE FC 300C A LDD DSPF'T 
05690 00567A 3801 C3 003F A ADDD :l=l>3 
05700 0056B *E:UF FULLr ADVANCE DSF'F'T 
05710 00569A 380"+ 10E:3 300E A CMPD ENDE:UF 
05720 00570 * END OF t::UFFEFr? 
05730 0 o~;71A :·H308 27 05 380F E:EQ START1 
057'i0 00572A 3EHlA FD 300C A STD DSPF'T 
o~.=;750 00573A :-lBOD 20 OE: 3El1A E:F~A UF'DAT1 
057l>O 0057-'+A 380F cc ::noc A STAF\T1 LDD iRECE:UF 
05770 00575A 3812 FD 300C A STD DSPPT 
91 
05780 0 057 c>~\ ~3815 20 () :3 :381.A E:RA UPDAT1 
05790 00577A 3817 7C 3008 A INCR1 INC DSF'CNT 
05800 00578A 381A FC 300A A UF'DAT1 LDD E:UFF'T 
05810 00579 * UPDATE BUFFER PCJINTER 
05B;~o 00580A 3810 C3 003F A ADDO :t63 
05B30 00581A 3820 10E:3 300E A CMF'D ENDE:UF 
05840 005f32A 382~ 27 05 3828 E:EQ STARTZ 
0~~8~50 0 0~583A 3826 FD 300A A STD E:UFPT 
05EU>0 00584A 3829 20 06 :3831 E:RA C~(RECZ 
05870 005B5A 382E: cc 310C A STARTZ LDD tl~ECE:UF 
05E3BO 005Bc>A 382E FD 300A A STD E::UFF'T 
05890 00587A 3831 E:6 EDCO A C~(REC2 LOA SMF'HFZ 
05900 00588A 383~ 13 SYNC 
059:L 0 00589A 3835 1F 89 A TFF~ A' E: 
05920 00590A 3837 8.if 03 A ANDA t3 
0 :~9:3 0 () 0 !59 :L * MESSAGE l~EADY? 
0~.59'+ 0 00592A ~3f.l3<7 26 67 38A2 E:NE DDNE'f 
0~5950 0 059:3A 3B3E: 1F 98 A RECV2 TFR E:,A 
059C>O 0059.lfA 3830 8'1 FO A ANDA :fl:~~FO 
0 ~~i:.~7 0 00595A :H33F 8t-1 01 A cm A :1:1 
O~.S9BO 00596A 3B41 1::7 EDCO A STA t>MF'HF~~ 
0~)990 00597 * BET SEHAPHOHE:::BUS ... r' F~ECV 06000 0 05<tBA ~3€)44 l.3 SYNC 
06010 005s>9A 3845 :LF 89 A TFR A,B 
06020 00600A 3€347 8E EDC1 A LDX iSE:UFFZ 
0 (>() :3 0 0 0~'>0 :LA 3C-"lA 10E:E :30 OA A LOY 1::UFF'T 
0 6 0 "+ (} 00602A 38.(lE 31 21 A LEAY 1,y 
Ob0!.50 0 060:3A 3B~::i0 E:D 3tH:~6 A '"JSF~ 1;:i::cn.~·,T 
060 ~»O 0060.lfA 3853 F7 EDCO A STE: SMF'HFZ 
0t)070 00605A 38~56> :L3 SYNC 
0 ,-'J 0 fl() 0 060°!>A 3057 B6 3009 A LDA ERl;'.OFG 
06090 00b07A :l8~5A 26 46 :3BA2 F:NE DONE4 
06100 00608 * O=NO MESSAGE ERl~ClR 06110 00609A 385C cc EDCO A L.DD :tSMF'HF;~ 
06:1.20 006:LOA 385F E:D 38F1 A JSR CHCl<ID 
0 f.> :l 3 0 00b11 )I( CHECI< SENDER I.D. 
061.'Hl 0 0<S12A 3El6~! 10E:E 300A A LOY E:UFF'T 
06150 0 Ob1:3A 3B66 A7 A'+ A STA ,y 
06160 0061'+ * STOF~E I.D. IN :LST LOC 
Ot'>170 00b15A 3-868 E:6 3008 A LDA DSF'CNT 
();!.:_.1.BO 0 061.!>A 3Bt.">E: 81 08 .A CMPA it3 
06:L90 00617A 3B60 26 19 :lBB8 E:NE INCR2 
06200 0061ElA 386F FC 300C A LDD DSF'F'T 
06210 0 061 <JA 3872 C3 003F A ADDO :1:6:-l 
06220 00620A ~3EJ75 10E:3 300E A CMPD ENDE:UF 
062:30 0062:LA :-:H379 27 05 3BBO E:EQ START~l 
062.lf 0 00622A 3B7E: FD 300C A STD OSF'F'T 
06Z~50 0 06Z:3A :·H37E 20 OE: ~~8BE: E:RA UF'OATZ 
062l>0 00624A 3880 cc 310C A START3 LDD $f\ECE:UF 
Ol.>270 0 Q.~25A 3B83 FD :3 0 oc A STD DSF'F'T 
92 
Ob280 00t'.'?6A :l886 20 O~l 3EH3E: E:F~A UF'DAT2 
06290 00627A 3B88 7C 3008 A INCF~Z INC DSF'CNT 
06300 00b:28A 388E: FC 300A A UF'DAT~~ LDD E:UFPT 
0 6:~ l. 0 00629 * UFDATE E:UFFER POINTER 06:320 00630A 388E: C3 003F A ADDO :t63 
06:3:Hl 00631.A 3El9l 10E:3 300E A CMF'D ENDE:UF 
06340 () 0 ~>32t-·, ~i895 27 Q~j ~lEJ<ic F.:[(~ ST{~F(r.q 
06:350 0 063~lA 3E397 FD ::rn OA A STD BUFF'T 
0~'>:360 0 0 6:'.l"lA ::~B?A ~~o 06 3BA2 E:F~A DONE4 
0 f.>:~70 0 06:35A 3B9C cc ~noc A STAF~T4 LDD #F~ECBUF 
0c>:3BO 0 0t>36A 3B9F FD 300A A STD E:UFPT 
0 ~):~9 () 00637A 38A~! 39 DONE"+ RlS 
Ot'AOO 0 06:H3 * 
93 
06-'fl.O 00639 ********************~**** 
06420 006-'lO ** SENDAT SUBROUTINE 
06"+30 0 0641. ** INPUT: x - LOCAL ADDf~ 
06440 0 Ofr'l~~ ** y = SHARED ADDR 
06.e+~:;o 0 064:l *****~**~**************** 
06460 0 06'~4 * 06-'f 70 0 0 64!:;A :3BA:3 :u» 04 A SENDAT PSl-IU E· ..
0 t.°)"·+B 0 0 0 ~>'16 * SAVE SE M '~ F' HD 1;: E IN B 06490 00647A 30A5 E6 B4 A LDE: ,x 
06~.)0 0 0 0 6-'tB * GET HEl~DER 
06~31. 0 00649A 38A7 c~ :iF A ANDE: i~~:3F 
06520 0 0 c'~5 () * MASH IN CHAR COUNT () 6!.:;~i () 0 06::jl.A 3BA9 CB 02 A ADDB i2 
0 t.>:54 0 00652 )I( E: = MESSAGE CNT 
06~;50 0 065:lA 38AB A6 80 A LOOP! LOA ,x+ 
0 t_",~j.~ 0 (} 0 t>541~ ::~or-,o A7 AO p, STA ,y+ 
O~J~j?O 0 0 <:/:i!:jA 30AF l.3 'SYNC 
06580 006~j6A 38E:O 5A DECE: 
06!590 0 06~57A 3BB1 26 FB 38AB E:NE LDOF' :I. 
06600 0 06~)BA ~~BE:~~ :37 O't r.. PULU r· :,:a 
0 61.> l. () 0 0 6~.59A :3BE::~5 :l9 RlS 
Oc>620 00b60 * 
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06630 0 0661. *****~***~*************** 
066"+0 0 0t>6~! *** RECD AT SUBROUTINE 
06.!,50 00663 *** INPUT: x =SHAl~ED ADDR 
06660 00664 *** y =LOCAL ADDR 
06670 00665 *** OUTPUT: e: =SEM STATUS 
06680 0 Obt>6 *******~***********•***** 
06c>9o 00667 * 06700 0066BA :U3E:6 :36 o.q A F\ECDAT f'SHU E: 
I) 671. 0 00669 * SAVE BEMAF'l-IOF~E IN E: 06720 00b70A 3BE:8 E6 80 A LOE: ,x+ 
06730 00671. * GET HEt-1DER 
06740 0 067~!A ~l8t::A :L :3 SYNC 
06750 0 067~lA ~3BE:B E7 AO A STE: ,y+ 
06760 0 Ot,7-'lA 38E:D c~ 3F A ANOE: =l=$3F 
06770 00675 * MAS~~ IN CHAR COUNT 067BO 00676A :H3E:F 27 ZF ~l8FO E:EC~ DVEF~ 
06790 00677A JBC1 .qF CLRA 
Of,80 0 0 0 c'>7Bf-' ]DC2 7F ~3 0 () 2 A CLF~ SUM 
06fl1. () o o,s79A 38C5 '~6 BO A LDOF'Z LDA ,x+ 
06B20 00b80~. 3BC7 :L 3 SYNC 
068:]0 006Bl.A 3BCB (l7 AO A BTA ,y+ 
0 f.>B4 0 0 Ob821~l :lBCA E:E: 3002 A ADDA SUM 
0 6~~~~50 0 068:~A ~3BCD E:7 3002 A STA SUM 
0 ·~'>De~ 0 0068-'lA 3BDO ~SA DECE: 
0 l.jC7 0 0 06B~jA 38D:L 26 FZ :38C5 E:NE LDOF';~ 
06BBO 0 ObB6t-'t 3BD:l :37 oi+ A F'ULU F' -· 
06B90 006f37A :JBD~5 .~6 B~l A LDA YX 
0 ,~·i c.;· 0 0 0 0 .~:.BB )I( GET MESBAGE CHECI< ~>UM 
06?l.O 006B9A 3BD7 :1.3 SYNC 
06920 0 Ob90f-l :~~3DB f.~7 A"t A STA ,y 
06930 0 0691.A 38DA 43 COMA 
06940 0 0 t>9~?. * COMPLEMENT Cl-IECI< SUM 
I] 6"7~j 0 0 06<t:lA 30DE: [:1 :JO 02 A CMF'A SUM 
Ot.»<?60 00694A 3BDE ,.;-. .., J._/ o.~ ::JBE~1 i::EQ ~3ETSEM 
06970 0 0 69~:jA :38EO c~~ 07 A 01;:e: #~~7 
06<.~BO 00696 )k E:=-HSG t\ECEIVED & RESEND 
06990 00697A 38E2 06 ().1 A LDA t:L 
07000 0 o.~·:.9BA ~:H3E'+ r··,, .•/ :10 09 A STA EFo~F\DFG 
0701.0 0 0<;99A :3flE7 7E 3BFO A ,JMF' OVEI;: 
07020 00700A ::lBEA "lF SETSEM CL~~.~ 
070~Hl 00701.A 3BEE: 1::7 3009 A STA Ef\:l;:oFG 
07040 0 070~!A 38EE CA 03 A Of'\E: :1:3 
070~-j() 00703 * E:=MSG RECV'ED & CORRECT 
07060 00704A 38FO :39 OVER F~TS 
07070 00705 * 
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07080 00706 **************~***~~**~*~* 
07090 00707 ** Cl-IEC~{ :r. o. SUE:l:;~OUTINE 
07100 00708 )101( INP: D =SEM,~F·HDt;:i:. ADDH 
0711.0 00709 ** OUTPUT: A =SENDEF~ I.O. 
07120 00710 ***~********************** 
011 :rn 00711 )I( 
07140 0 07l. ~~A 3BF1 :l 0 8~} ED"+O A CHCl·<ID CMPD :l:$ED4 0 
0 7 l. ~i () 00713 * SENDER= C:L? 07t60 00714A 38F~j ~~D 1A :19 :L :t l::LT SETIDO 
071.i"O 0 071~5A 3BF7 27 1.3 :39 oc E:EC~ SET:ID:l 
07100 007l.6A :~8F9 10B3 EDCO A CMPD :1:·1>EDCO 
07:1.90 00717 * SENDER ·- CZ? 07200 0 07U3A 3BFD ~~D 12 3911 E:LT SETIDO 
07Z10 00719A 3BFF 27 06 :3<.?07 E:EC~ SET TD~~ 
07220 00720A 3901. 1 OB~l EE"lO A CMPD :t:~;EE 4 0 · 
072]0 00721 * r:>ENDER - ("''?'",> JL. • 
07~~1.'f O 0 0722<:) :3<.?05 2D 0!.:j ::1<.» 0 c BLT BETIDl. 
07~:~~0 0 072:~A 3907 B6 :12 A SETID2 LDA :lJ: ~~:JZ 
07~:60 0072"1 * FLAG:= '2 FOH C2 
07270 0 072!.::jA ::39 0 <t 7E 3't 1 :1 A ,JMP DDNE 
0 7;::8 0 00726A :1c; 0 c B6 3:1. (~ ~>ETID :L LDA l ·~~~ :l 
07290 00727A ~390E 7E 3913 A ,JMP DDNE 
07:30 0 0 07;~BA :]<-; 11. B6 :.~ 0 f ~ f:>ETTDO L.DA :l:f>~~ 0 
07:]1.0 00729A :391.3 :~9 DONE f\'.TS 
0 ~':?:!2r; 007]0 * 
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0 7:3~30 00731 **~****~***************~* 
073'+0 007J2 *** DISF'LAY MESSAGE 
07350 0 073:3 ***********************~* 
() 7:lt» 0 00734 * 07:370 0 07~~5A 3914 1 OE~E 300C A DSF'MSG L.DY DSF'F'T 
07~JElO 0 073~') * GET DISPLAY POTNTEI;: 07390 0 07~l7A 39:LB E:D 39:~4 A '-JSF~ DSPDAT 
07-'100 007:JflA :3S>:tf::: FC 300C A LDD DSF'PT 
O?"l:L 0 () 0 7~l<tf-1 ~)Ct 1 E c:3 003F A ADDD :I: 1.>:J 
I] 7 _.!f~·~ 0 00740 * UPDATE DISPLAY PDINTEF\ 
07"l~30 0 07'LLA ::i92 l. :t OE:3 300E A CMPD ENDE:UF 
074'Hl 00742 * IS THE END OF E:UFFER? 
074~.50 0 07~1:3.~ 392!:-j 27 Ob 3921) E:E(J E:EGIN 
07460 0074-'+A :39;~7 FD ~rnoc A BTD DSF'PT 
07"l70 0 07'+5A 392~' 7E 3r;33 A ._JMP DONE~:i 
07 ... -:+BO 00746A ~39;:>.D cc ~l1 oc IA E:EGIN LDD ~tf<ECE:UF 
07"l90 0 07'+7A :1930 FD :30 oc A STD DSPPT 
() 7!.:j () 0 007.lfBA 3933 :19 DONE5 RfS 
075:LO 00749 * 
:7520 00750 
07530 00751 
07:; 1Hl 0 0752 
0 7~5!5 0 () 0 753 
0 7!.:ji> () 0 () 754 
07570 0 07~:;~5~1 39:3'i BF 
075BO 0075bA 3937 E:D 
07!=5~'0 0 0757A 39~3A 86 
0 7 6 0 0 0 0 7!5BA 393C l::D 
07610 00759A 393F A6 
0 7 t.> z 0 0 () 7 la 0 
0 7 {:>::3 0 0 0 7 f.>l f-l 3<.~4 :I. E:D 
076~0 00762A 39~4 8E 
07650 00763A 3947 BD 
0 7 bt> 0 0 0 7 64A 39-<lf.~ A6 
07S70 0076~5 
0 7 6 B 0 0 0 7 6~> A 39 .-+ C l. F 
07690 007b7A 394E 8~ 
07700 0071.>B 
0 7 7 :L 0 0 0 7 f, 9 A :V? !:; 0 4 4 
0 77;~: 0 0 0 77 0 ~~ 39~) :L .q.:·+ 
077:30 0 077:LA ~~952 44 
07740 00772A 3953 44 
07750 00773A 3954 44 
0 77 6 0 0 0 77 -"+A :39~~5 .tt"l 
07770 0 077~5(.:·1 ]9!:~6 BE: 
077BO 0 077 ~'> 
0 779 0 0 0 ?i'? ti 3<;1 !5t3 BD 
0 7B 0 0 0 0 770;·~ :39~5B fl6 
07B:LO 00779A 395D BD 
07:::~;~o 0 07BO?' 3960 C""+ 
0 7 B :3 0 0 0 7 B :L 
07~Y+O 00782A 3962 BE 
078!50 0 07B:3A ~~9b~; E:D 
07fl60 0078'+A 396B A6 
0 7B7 0 0 0 78!::; 
07fltW 0070~)A 396A Bl. 
07B<iO 0 07B7 
07900 00788A 396C 26· 
07910 00789A 396E 80 
079;rn 0 07<;>QA 3971 7E 
07930 00791A 397~ BO 
0 7 l'."y .lf 0 0 0 7 9 2 
07950 00793A 3977 86 
079t>0 0 079'+A 3979 E:D 
07970 00795 
079BO 0079t>A 397C 5A 
07990 00797A 3970 26 
08000 00798A 397F 7A 































*** DbF'DAT SUE:f~OUTINE 
** INP: Y=DISF'LAY F'OTNTEI;: 
**********~********~*~~*~ 










* GET SENDEF~ I. D. Fil;'.ST 
A '"JSR XOUTCH 
A LDX :ff:IN~>TF~l:: 
~' ... JSF~ XF'DATt~ 
A LDA ,y+ 
)K GET HEtiDEf,: 
A TFF~ A )11:: 
















:« BIN TD ASCII 
... JSF~ XOUT Cl-I 
LDA i7 
... JSF~ XOUTCl-I 
ANDE: #~~3F 
* M1~S~( IN CHf'\R COUNT 
LDX tINSTr~c 
JSH X!='Dt~TA 






* GET C l-IAF~ ACT El~ 
CMF'A i~~OD 




sc1;:EEN ... JSF~ XOUTCH 
* DISPLAY CHARACTEH 
A BELL LOA 47 
A JSR XOUTCH 
3968 
A 








PRCGRAM SAMPLE RUN 
USER CRFA'IES A MESSAGE: 
WOULD YOU Ln(E TO CREA TE . A MESSAGE ? < Y OR N > [!] 
MESSAGE E:OUNDARY: MAXIMUM 61 CHARACTEf~S F'ER MESSAGE. 
WHAT IS YOUR MESSAGE TERMINATION CHARACTER ? [!] 
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THE RECETVING COMF'UTEH IS C 1 < 1 ) ' C2 < 2) OH E:OTH < 3) ? 0 
ENTER THE MESSAGE TYPE. (0-3) lzl 
ENTEF~ THE MESSAGE ( MAX. 61 CHAR. ) == JANE CHANG WOF\HE; 
I HAI~() ' : J 
USER SEES A MESSA£:£: 
1. CREATE A MESSAGE 2. DISPLAY A MESSAGE 
SENDER I.D. IS C 1 
MESSAGE TYPE IS 2 
ME~;f;,~,GE - dt~NE CHf-\NG WORl<S 
HAl:;~o ! 
1. CREATE A MESSAGE 2. DISPLAY A MESSAGE 
SENDER I.D. IS C 2 
MESSAGE TYPE IS 2 
MESSAGE - JANE CHANG WORl<S 
HAF~D ~ 
t? I 2 I 
WOULD YOU LI~(E TO CF~EATE A MESSAGE ? CY 01;: N> G 
D indicates key inµlts. 
APPENDIX H 




































































































































































































































































































































































Parts List for PC Board (W) 
These are the parts list identified on the PC board layout (W) 
for the interface controller, shared memory controller and shared 
memory. 
W3,4,5,6,15,23 74LS373 Octal Transparent Latch 
W8,18 74IS138 1 of 8 Decoder/Demultiplexer 
W28 7474 Dual D Type Edge-Triggered FF 
Wl9 74IS148 8-Input Priority Encoder 
Wl4,17 741Sl51 8-Input Multiplexer 
Wl6,22 74I.S375 Quad Transparent Bistable Latch 
W25 9602 Dual Retriggerable Monostable 
Multi vibrator 
Wl3 74IS640-l Octal Bus Transceiver, invert, 3-state 
W9,10,ll MC681QJ 128 x 8 Bit Static RAM 
W33 74I.S279 Quad Set - Reset Latch 
Wl,32 74IS86 Quad 2-Input Exclusive-OR Gate 
Wl2,29 741532 Quad 2-Input OR Gate 
W21,26 74IS244 Octal Buffer (3-State) 
W2,2QJ 74I.Sl4 Hex Inverter Schmitt Trigger 
W24,30 74IS02 Quad 2-.Input NOR Gate 
W27 74I.SQJ8 Quad 2-Input AND Gate 
W7 74IS1QJ Triple 3-Input NAND Gate 
W31 8T97 High-Speed Hex Buffer(3-State) 
Cl,4 100 pF +20% 
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C2 6890 pF 
C3 3390 pF 
C5,6 820 pF 
Rl 500 ohm 
R2 10.6K +10% 
R3 108 ohm 
R4,5 4 K 
Dl,2 IN914 
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Parts List for PC Board (V) 
These are the parts list identified on the PC board layout (V) 
for the interface controller. 
V3,4,5,6 74IS373 Octal Transparent Latch 
vs 74IS138 1 of 8 Decoder/Demultiplexer 
V7 7474 Dual D Type Edge-Triggered FF 
Vl4 74IS279 Quad Set - Reset Latch 
Vl,16 74IS86 Quad 2-Input Exclusive-OR Gate 
V9,ll 74IS32 Quad 2-Input OR Gate 
Vl3,17 74IS244 Octal Buffer {3-State) 
V2,12 74IS14 Hex Inverter Schmitt Trigger 
Vl0 74IS02 Quad 2-Input NOR Gate 
VlS 74IS08 Quad 2-Input AND Gate 
Cl 100 pF +20% 
C3 3390 pF 
CS,6 820 pF 
Rl 1 K 
R3 80 ohm 




This is a partial IC corresJ:X>ndence list for the schematics to 
PC l::>oards (W and V) layout. 
IC u w v 
IS373 1 6 6 
IS373 2 5 5 
LS373 4 4 4 
IS373 5 3 3 
LS373 7 15 
IS373 10 23 
LS138 3 8 8 
I.Sl38 9 18 
74 6 28 
IB148 8 19 
LS151 11 14 
LS151 18 17 
LS375 12 22 
I.S375 13,15 16 
9602 17 25 
IB640-l 20 13 
MC6810 9 22 
~6810 10 21 
~6810 11 23 
I.S279 25 33 
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Wire List for PC Board (W) 
Signal Name Source Destinations 
A0' Jl-40 (4, 3) 
Al I Jl-83 (S' 3) 
A2' Jl-82 (8' 3) 
A3' Jl-39 (9' 3) 
A4' Jl-38 (9' 4) 
AS' Jl-81 (8' 4) 
A6' Jl-80 (S, 4) 
A7' Jl-37 (4' 4) 
A8' Jl-36 (16, 3) 
A9' Jl-79 (17' 3) 
Al0' Jl-78 (20, 3) 
All' Jl-3S (21, 3) 
Al2' Jl-34 (21, 4) 
Al3' Jl-77 (20' 4) 
Al4' Jl-76 (17, 4) 
AlS' Jl-33 (16, 4) 
ADD0 (3, 3) (3, 7) (16, 7) (32, 7) J2-9 
ADDl (6' 3) (4' 7) (17' 7) (33, 7) J2-10 
ADD2 (7' 3) (S, 7) (18, 7) (34, 7) J2-ll 
ADD3 (10, 3) (6' 7) (19' 7) (35' 7) J2-12 
ADD4 (10' 4) (7' 7) (20, 7) (36, 7) J2-13 
ADDS (7' 4) (8' 7) (21, 7) (37' 7) J2-14 
ADD6 (6, 4) (9, 7) (22, 7) (38, 7) J2-1S 
ADD? (3' 4) (31, 4) (26' 5) (42, 5) J2-16 
ADDS (36, 16) (11, S) (2S, 5) (40, 5) J2-17 
ADD9 (38, 16) (13' S) (24' 5) (41, S) J2-18 
ADS (15' 3) (3, 1) (35, 16) 
AD9 (18' 3) (4' 1) (37' 16) 
AD10 (19' 3) (13, 1) 
ADll (22' 3) (40' 3) 
AD12 (22, 4) (39' 3) 
AD13 (19, 4) (35' 3) 
AD14 (18' 4) (36, 3) 
AD15 (15' 4) (37' 3) 
AD10* (14' 1) (38' 3) 
ADD7* (32' 4) (12' 7) 
00* Jl-31 (24, 1) (35, 1) 
01* Jl-29 (25, 1) (38' 1) 
02* Jl-74 (28' 1) (39, 1) 
D3* Jl-72 (29' 1) (42, 1) 
D4* Jl-32 (29' 2) (42, 2) 
05* Jl-30 (28' 2) (39' 2) 
06~· Jl-75 (25, 2) (38, 2) 
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D7* Jl-73 (24, 2) (35, 2) 
DAT0* (23' 1) (36' 1) (14' 9) J2-43 
DATl* (26, 1) (37, 1) (15, 9) J2-44 
DAT2* (27' 1) (40' 1) (16' 9) J2-45 
DAT3* (30, 1) (41, 1) (17, 9) J2-46 
DAT4* (30' 2) (41, 2) (18' 9) J 2-47 
DAT5* (27' 2) (40, 2) (19, 9) J2-41 
DAT6* (26' 2) (37' 2) (20' 9) J2-49 
DAT7* (23, 2) (36' 2) (21, 9) J2-42 
GDAT0 (13' 8) (3, 5) (16' 5) (32' 5) 
GDATl (14, 8) (4, 5) (17, 5) (33, 5) 
GDAT2 (15' 8) (5, 5) (18, 5) (34' 5) 
GDAT3 (16, 8) (6, 5) (19, 5) (35, 5) 
GDAT4 (17, 8) (7, 5) (20, 5) (36, 5) 
GDAT5 (18, 8) (8, 5) (21, 5) (37, 5) 
GDAT6 (19, 8) (9, 5) (22, 5) (38, 5) 
GDAT7 (20, 8) (10, 5) (23, 5) (39, 5) 
A00* (41, 11) (29' 9) (18, 11) (23, 10) 
AOl* (40, 10) (30, 9) (19, 11) (24, 10) 
A02* (39, 10) (31, 9) (20, 11) (25, 10) 
ABLE (6, 21) (31, 15) 
CKl (2, 14) (6, 11) (30, 14) 
CK2 (5, 14) (34, 14) 
CK3 (3, 15) (27, 12) 
OCDA0* (41, 3) (22, 14) (7, 8) 
EX (8, 1) (11, 4) (23 I 4) 
E' Jl-51 (29, 17) 
E (28 I 16) (18, 2) (6, 1) (14, 17) (35, 19) 
El (19, 2) (16' 2) 
E2 (17 I 2) (25, 17) 
E3 (24, 16) (7 I 1) 
IRQ* (39, 17) Jl-47 
(X:;NT0* (34, 12) (6, 8) (26, 7) (8, 15) (34 I 16) 
GGNrl* (37 I 12) (13, 7) J2-23 
GGNT2* (38' 12) ( 42 I 7) J2-22 
GGNT3* (41, 12) J2-21 # 
GRDY* (16, 14) ( 43 I 2) (29, 3) (23, 17) 
GRDY*' (22, 16) J2-24 
GRDY (17, 14) (12 I 16) J2-32 
GR/W* (6, 10) (39, 7) (10, 7) (23, 7) (12, 8) 
GSEL* (31, 3) ( 40 I 7) (11, 7) (24, 7) 
GRANT0* (8, 8) (2, 3) (7, 9) (5, 9) 
JUMPER (36' 20) (38, 18) 
LEl (32, 14) ( 43 I 9) 
LE2 (35 I 14) (5 I 10) (42, 13) 
LOCAL* (36, 4) (9 I 21) 
ISEL (4 I 10) (34 I 15) 
LREQ0* (35, 9) (37 I 10) 
LREQl* (38' 9) (36 I 10) 
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LREQ2* (39, 9) (35, 10) 
LREQ3* (42, 9) (34' 10) 
LR/W0* (16, 17) (27, 17) (17, 1) 
LR/Wl* J2-25 (15' 10) 
LR/W2* J2.;...26 (14, 10) vru @ 
LR/W3* J2-27 # (13, 10) VPU @ 
MGRDY (15, 16) (43, 14) 
MGRl* (41, 14) (43, 15) (44' 15) (6' 16) 
MGR2 (42, 15) ( 40' 15) (41, 15) (7' 16) 
MGRDYN* (39' 15) (7' 15) 
MRDY (5, 8) Jl-57 
MEMCLK Jl-53 (13, 16) (14' 2) 
MEMCLK* (15, 2) (25, 14) (36, 19) 
MRD0* (26' 14) (34' 1) 
ME (33, 15) (29' 24) 
MEl (37' 19) (43, 19) 
ME2 (43, 20) (38' 19) (44, 20) 
ME3 (40, 19) (40, 20) 
ME4 (41, 20) (31, 20) 
MES (31, 21) (37' 20) (32, 21) 
ONES Har (36' 15) (14, 14) 
POPS (38' 20) (32, 15) 
PGNI'0* (24' 11) (35, 12) 
PGNTl* (25' 11) (36' 12) 
PGNI'2* (26, 11) (39' 12) 
PGNT3* (27, 11) (40, 12) 
PHASE* (28' 24) (35, 17) 
R/W0*' Jl-6 (13, 17) 
IR*/W0 (18, 1) (8, 9) 
LR/W0* (26' 16) (4' 9) (16, 10) 
REQS0* (24, 15) (3, 8) (27, 8) (.36, 9) (7' 21) 
REQ0* (23' 14) (23, 15) (32, 16) 
REQSl* J2-28 (26' 8) (37, 9) 
REQS2* J2-29 (25' 8) (40' 9) VPU @ 
REQS3* J2-30 # (24, 8) (41, 9) VPJ @ 
REOCR0 (22, 15) (32, 17) (33, 17) 
RDY (6' 15) (4, 8) 
READ0* (9' 9) (24, 14) 
SAVE (7' 11) (33, 14) (30, 12) 
SREQ (29' 8) (2' 10) (35, 15) (11, 6) J2-31 
SR/W* (17, 10) (8, 10) 
SREQ* (28' 8) (24, 12) (13, 9) 
SYNREQ* (26, 12) (9' 11) (31, 14) 
'IURNON (29' 12) (28, 3) 
TA (8' 12) (3, 12) (3, 14) 
TB (4' 12) (13' 12) 
TC (14, 13) (21, 16) (15, 12) 
TD (16, 13) (23' 16) ( 4' 14) (17' 12) 





























(20, 13) (5, 12) (6, 14) 
(6, 12) (15, 13) 
(14, 12) (27' 16) (5, 15) (17' 13) 
(16, 12) (7, 12) (7, 14) 
(S, 1) (15, 1) 
(16, 1) (21, 14) 
Jl-7 (8, 13) (39, 14) 
(9' 13) ( 6' 13) 
(7' 13) (4, 13) 
(S' 13) ( 40' 14) 
(38, 14) (31, 2) 
{14, 3) (44, 14) (21, 17) (6, 17) (7, 17) (41, 19) 
(41, 16) (32, 20) (38, 17) (39, 19) (39, 20) (44, 19) 
(42, 18) (43, 1) (31, 1) (19, 1) (9, 1) (42, 3) (32, 3) 
(23, 3) (11, 3) (31, 5) (15, 5) (2, 5) (43, 8) {31, 8) 
(21, 8) (9, 8) (41, 10) (30, 10) (20 ,10) (9, 10) 
(42, 12) (31, 12) (21, 12) (9, 12) (36, 14) (27, 14) 
(18, 14) (8, 14) (29, 16) (17' 16) (9, 20) 
(38, 15) (3, 2) (13, 2) (22, 2) (34, 2) (35, 4) (26, 4) 
(14, 4) (2, 4) (31, 7) (15, 7) (2, 7) (34, 9) (24, 9) 
(12, 9) (3, 9) (34, 11) (23, 11) (13, 11) (2, 11) 
(33, 13) (24, 13) (12, 13) (3, 13) (30, 15) (21, 15) 
(11, 15) (2, 15) (34, 17) (20, 17) (11, 17) (35, 20) 
(2' 21) 
( 36 , 17) ( lS' 17) ( 8 ' 21) ( 27 ' 3) ( 30 , 4) ( 29 , 4) . 
(24, 8) (41, 9) (13, 10) (14, 16) (12, 17) (13, 14) 
(lS, 17) (36, 8) (37' 8) (3, 11) (26, 9) (27' 9) 
(2S, 9) (28, 9) (40, 8) (41, 8) (25, 8) (40, 9) 

























( 4' 16) 
(5, 16) 
# : Not wired at the present time 
@ : Should be released for the future expansion 
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Wire List for PC Board (V) 
Signal Name Source Destinations 
A0' Jl-40 (4, 41) 
Al I Jl-83 (5' 41) 
'A2 I Jl-82 (8' 41) 
A3' Jl-39 (9' 41) 
A4' Jl-38 (9' 40) 
°AS I Jl-81 (8' 40) 
A6' Jl-80 (5, 40) 
A7' Jl-37 (4' 40) 
AB' Jl-36 (16, 41) 
A9' Jl-79 (17' 41) 
Al0' Jl-78 (20, 41) 
All' Jl-35 (21, 41) 
Al2' Jl-34 (21, 40) 
Al3' Jl-77 (20' 40) 
Al4' Jl-76 (17, 40) 
Al5' Jl-33 (16' 40) 
ADD0 (3, 41) J2-9 
ADDl (6' 41) J2-10 
ADD2 (7' 41) J2-ll 
ADD3 (10, 41) J2-12 
ADD4 (10, 40) J2-13 
ADDS (7' 40) J2-14 
ADD6 (6' 40) J2-15 
PJ:JJ7 (3' 40) J2-16 
ADDS (26, 34) J2-17 
ADD9 (28' 34) J2-18 
ADS (15, 41) (3, 43) (25, 35) 
AD9 (18' 41) ( 4' 43) (27' 35) 
AD10 (19, 41) (13, 43) 
ADll (22' 41) ( 40' 41) 
AD12 (22, 40) (39' 41) 
AD13 (19' 40) (35, 41) 
AD14 (18' 40) (36, 41) 
AD15 (15, 40) (37' 41) 
D0* Jl-31 (24, 43) (35, 43) 
Dl* Jl-29 (25' 43) (38' 43) 
D2* Jl-74 (28, 43) (39, 43) 
D3* Jl-72 (29, 43) (42, 43) 
D4* Jl-32 (29, 42) (42, 42) 
DS* Jl-30 (28' 42) (39' 42) 
06* Jl-75 (25, 42) (38, 42) 
D7* Jl-73 (24' 42) (35' 42) 
DAT0* (23, 43) (36, 43) J2-43 
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DATl* (26, 43) (37, 43) J2-44 
DAT2* (27 I 43) ( 4QJ I 43) J2-45 
DAT3* (30, 43) (41, 43) J2-46 
DAT4* (30, 42) (41, 42) J2-47 
DAT5* (27, 42) (40, 42) J2-41 
DAT6* (26 I 42) (37 I 42) J2-49 
DAT7* (23, 42) (36, 42) J2-42 
ABLE (21, 37) (24 I 37) 
E' J1.:..51 ( 4 I 37) 
E (3 I 35) (5 I 36) (6 I 43) (18, 42) (29 I 40) 
El (19 I 42) (16, 42) 
E2 (17 I 42) (6 I 37) 
E3 (7 I 36) (7 I 43) 
EX (8 I 43) (11, 40) (23, 40) 
OCDAl* (41, 41) (7 I 39) (25, 39) 
GGNTl* J2-23 (6 I 39) (15 I 39) 
GRDY'* J2-24 (43, 42) 
GRDY J2-32 (27, 41) 
GRANTl* (8 I 39) (2, 41) (7 I 38) (5, 38) (24, 35) 
IRQ* (5 I 37) Jl-47 
LOCAL* (36, 40) (19, 37) 
LR*/Wl (18, 43) (8 I 38) 
LR/Wl'* (31, 40) (8 I 37) (4, 38) (17, 43.) 
LR/Wl* (9 I 36) J2-25 
MEl (5 I 35) (12, 35) 
ME2 (13 I 34) (14 I 35) (6 I 35) 
ME3 (8 I 35) (8 I 34) 
ME4 (9 I 34) (17 I 35) 
MES (17 I 34) (5 I 34) (18, 35) 
ME (26 I 37) (19 I 38) (20 I 38) 
MGRDY* (30, 41) (35, 39) 
MGRl* (36 I 39) (37 I 39) (39 I 37) 
MGR2 (38, 39) (39, 39) (38, 37) 
MGRDYN* (40, 39) (16 I 39) 
MRDY (5, 39) Jl-57 
MRDl* (29 I 39) (34 I 43) 
MEMCLK Jl.;...53 (14 I 42) (28, 41) 
MEMCLK* (15, 42) (28 I 39) ( 4 I 35) 
PHASE* (18, 38) ( 4 I 36) 
PDPS (6 I 34) (25 I 37) 
R/Wl'* Jl-6 (28,. 40) 
REQl '* (26 I 39) (29 I 38) (41, 37) 
REQSl* (11, 36) (3, 39) J2-28 
REQSl'* (30 I 38) (10 I 37) (20, 37) 
RDY (14, 39) (4, 39) 
READl* (9 I 38) (27 I 39) 
REQCRl* (41, 36) (40, 37) (28, 38) 
SREQ J2-31 (26 I 41) 
WRITE!* (6-38) (22, 43) 
113 
XAl (5' 43) (15, 43) 
XAl* (16, 43) (24, 39) 
Q' Jl-7 (18, 39) (40, 38) 
Ql (41, 38) (38' 38) 
Q2 (39, 38) (36, 38) 
Q3 (37' 38) (19' 39) 
QX (17' 39) (31, 42) 
GND (14' 41) (3, 37) (9, 43) (19, 43) (31, 43) (43, 43) 
(42, 41) (32, 41) (23, 41) (11, 41) (9, 39) (20, 39) 
(30, 39) (41, 39) (12, 37) (39, 36) (38, 36) (40, 36 
(14, 34) (18, 34) (22, 37) (30, 37) (9, 35) (6, 36) 
(7, 35) (7, 34) (4, 34) 
vcc (3, 42) (13, 42) (22, 42) (34, 42) (2, 40) (14, 40) 
(26, 40) (35, 40) (3, 38) (14, 38) (24, 38) (35, 38) 
(3' 36) (42, 36) (24, 36) (15, 36) (3, 34) 
VPU (29, 41) (27, 40) (30, 40) (42, 37) (12., 36) (10, 36) 
(8' 36) (31, 35) (29, 35) 
Cl (40' 37) (40' 36) 
C3 (39, 37) (39, 36) 
cs (14, 35) (14' 34) 
C6 (18, 35) (18, 34) 
Dl (13, 35) (13' 34) 
D2 (17, 35) (17, 34) 
Rl (41, 37) (41, 36) 
R3 (12, 35) (12, 34) 
R4 (42, 37) (42, 36) 
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